-
公开(公告)号:US08427865B2
公开(公告)日:2013-04-23
申请号:US13440225
申请日:2012-04-05
申请人: Akio Shima , Yoshitaka Sasago , Masaharu Kinoshita , Toshiyuki Mine , Norikatsu Takaura , Takahiro Morikawa , Kenzo Kurotsuchi , Satoru Hanzawa
发明人: Akio Shima , Yoshitaka Sasago , Masaharu Kinoshita , Toshiyuki Mine , Norikatsu Takaura , Takahiro Morikawa , Kenzo Kurotsuchi , Satoru Hanzawa
CPC分类号: H01L27/2481 , G11C13/0004 , G11C13/003 , G11C2213/71 , G11C2213/75 , G11C2213/79 , H01L27/2454 , H01L45/06 , H01L45/1233 , H01L45/144 , H01L45/1625 , H01L45/1683
摘要: There is provided a semiconductor storage device which is capable of further reducing a size of a memory cell, and increasing a storage capacity. Plural memory cells each including a transistor formed on a semiconductor substrate, and a variable resistive device having a resistance value changed by voltage supply and connected between source and drain terminals of the transistor are arranged longitudinally and in an array to configure a three-dimensional memory cell array. A memory cell structure has a double channel structure in which an inside of a switching transistor is filled with a variable resistance element, particularly, a phase change material. The switching transistor is turned off by application of a voltage to increase a channel resistance so that a current flows in the internal phase change material to operate the memory.
摘要翻译: 提供了能够进一步减小存储单元的尺寸并增加存储容量的半导体存储装置。 每个包括形成在半导体衬底上的晶体管的多个存储单元以及具有由电压供应改变并连接在晶体管的源极和漏极端子之间的电阻值的可变电阻器件被纵向排列成阵列以构成三维存储器 单元格阵列。 存储单元结构具有双通道结构,其中开关晶体管的内部填充有可变电阻元件,特别是相变材料。 通过施加电压来切换开关晶体管,以增加沟道电阻,使得电流在内部相变材料中流动以操作存储器。
-
公开(公告)号:US07996735B2
公开(公告)日:2011-08-09
申请号:US12469778
申请日:2009-05-21
申请人: Motoyasu Terao , Satoru Hanzawa , Hitoshi Kume , Minoru Ogushi , Yoshitaka Sasago , Masaharu Kinoshita , Norikatsu Takaura
发明人: Motoyasu Terao , Satoru Hanzawa , Hitoshi Kume , Minoru Ogushi , Yoshitaka Sasago , Masaharu Kinoshita , Norikatsu Takaura
IPC分类号: G11C29/00
CPC分类号: G11C13/0064 , G11C13/0004 , G11C13/004 , G11C13/0069 , G11C29/028 , G11C29/50 , G11C29/50008 , G11C2013/0054 , G11C2213/72
摘要: To realize a fast and highly reliable phase-change memory system of low power consumption, a semiconductor device includes: a memory device which includes a first memory array having a first area including a plurality of first memory cells and a second area including a plurality of second memory cells; a controller coupled to the memory device to issue a command to the memory device; and a condition table for storing a plurality of trial writing conditions. The controller performs trial writing in the plurality of second memory cells a plurality of times based on the plurality of trial writing conditions stored in the condition table, and determines writing conditions in the plurality of first memory cells based on a result of the trial writing. The memory device performs writing in the plurality of first memory cells based on the writing conditions instructed from the controller.
摘要翻译: 为了实现低功耗的快速且高度可靠的相变存储器系统,半导体器件包括:存储器件,其包括具有包括多个第一存储器单元的第一区域的第一存储器阵列和包括多个第一存储器单元的第二区域 第二存储单元; 控制器,其耦合到所述存储器设备以向所述存储器设备发出命令; 以及用于存储多个试写条件的条件表。 控制器基于存储在条件表中的多个试写条件,在多个第二存储单元中执行多次尝试写入,并且基于试写的结果来确定多个第一存储单元中的写入条件。 存储器件基于从控制器指示的写入条件在多个第一存储器单元中执行写入。
-
公开(公告)号:US08604456B2
公开(公告)日:2013-12-10
申请号:US13366544
申请日:2012-02-06
IPC分类号: H01L45/00
CPC分类号: H01L45/144 , G11C11/5678 , G11C13/0004 , G11C2213/72 , H01L27/2409 , H01L27/2481 , H01L45/06 , H01L45/1233 , H01L45/1293 , H01L45/1675 , Y10S438/90
摘要: Provided is a nonvolatile memory device including a phase-change memory configured with cross-point memory cells in which memory elements formed of a phase-change material and selection elements formed with a diode are combined. A memory cell is configured with a memory element formed of a phase-change material and a selection element formed with a diode having a stacked structure of a first polycrystalline silicon film, a second polycrystalline silicon film, and a third polycrystalline silicon film. The memory cells are arranged at intersection points of a plurality of first metal wirings extending along a first direction with a plurality of third metal wirings extending along a second direction orthogonal to the first direction. An interlayer film is formed between adjacent selection elements and between adjacent memory elements, and voids are formed in the interlayer film provided between the adjacent memory elements.
摘要翻译: 本发明提供一种非易失性存储装置,其包括:配置有交叉点存储单元的相变存储器,其中由相变材料形成的存储元件和由二极管形成的选择元件组合。 存储单元配置有由相变材料形成的存储元件和由具有第一多晶硅膜,第二多晶硅膜和第三多晶硅膜的堆叠结构的二极管形成的选择元件。 存储单元布置在沿着第一方向延伸的多个第一金属布线的交点和沿着与第一方向正交的第二方向延伸的多个第三金属布线。 在相邻的选择元件之间和相邻的存储元件之间形成中间膜,并且在设置在相邻的存储元件之间的层间膜中形成空隙。
-
公开(公告)号:US20120211718A1
公开(公告)日:2012-08-23
申请号:US13440225
申请日:2012-04-05
申请人: AKIO SHIMA , Yoshitaka Sasago , Masaharu Kinoshita , Toshiyuki Mine , Norikatsu Takaura , Takahiro Morikawa , Kenzo Kurotsuchi , Satoru Hanzawa
发明人: AKIO SHIMA , Yoshitaka Sasago , Masaharu Kinoshita , Toshiyuki Mine , Norikatsu Takaura , Takahiro Morikawa , Kenzo Kurotsuchi , Satoru Hanzawa
IPC分类号: H01L45/00
CPC分类号: H01L27/2481 , G11C13/0004 , G11C13/003 , G11C2213/71 , G11C2213/75 , G11C2213/79 , H01L27/2454 , H01L45/06 , H01L45/1233 , H01L45/144 , H01L45/1625 , H01L45/1683
摘要: There is provided a semiconductor storage device which is capable of further reducing a size of a memory cell, and increasing a storage capacity. Plural memory cells each including a transistor formed on a semiconductor substrate, and a variable resistive device having a resistance value changed by voltage supply and connected between source and drain terminals of the transistor are arranged longitudinally and in an array to configure a three-dimensional memory cell array. A memory cell structure has a double channel structure in which an inside of a switching transistor is filled with a variable resistance element, particularly, a phase change material. The switching transistor is turned off by application of a voltage to increase a channel resistance so that a current flows in the internal phase change material to operate the memory.
摘要翻译: 提供了能够进一步减小存储单元的尺寸并增加存储容量的半导体存储装置。 每个包括形成在半导体衬底上的晶体管的多个存储单元以及具有由电压供应改变并连接在晶体管的源极和漏极端子之间的电阻值的可变电阻器件被纵向排列成阵列以配置三维存储器 单元格阵列。 存储单元结构具有双通道结构,其中开关晶体管的内部填充有可变电阻元件,特别是相变材料。 通过施加电压来切换开关晶体管,以增加沟道电阻,使得电流在内部相变材料中流动以操作存储器。
-
公开(公告)号:US08132063B2
公开(公告)日:2012-03-06
申请号:US13191442
申请日:2011-07-26
申请人: Motoyasu Terao , Satoru Hanzawa , Hitoshi Kume , Minoru Ogushi , Yoshitaka Sasago , Masaharu Kinoshita , Norikatsu Takaura
发明人: Motoyasu Terao , Satoru Hanzawa , Hitoshi Kume , Minoru Ogushi , Yoshitaka Sasago , Masaharu Kinoshita , Norikatsu Takaura
IPC分类号: G11C29/00
CPC分类号: G11C13/0064 , G11C13/0004 , G11C13/004 , G11C13/0069 , G11C29/028 , G11C29/50 , G11C29/50008 , G11C2013/0054 , G11C2213/72
摘要: To realize a fast and highly reliable phase-change memory system of low power consumption, a semiconductor device includes: a memory device which includes a first memory array having a first area including a plurality of first memory cells and a second area including a plurality of second memory cells; a controller coupled to the memory device to issue a command to the memory device; and a condition table for storing a plurality of trial writing conditions. The controller performs trial writing in the plurality of second memory cells a plurality of times based on the plurality of trial writing conditions stored in the condition table, and determines writing conditions in the plurality of first memory cells based on a result of the trial writing. The memory device performs writing in the plurality of first memory cells based on the writing conditions instructed from the controller.
摘要翻译: 为了实现低功耗的快速且高度可靠的相变存储器系统,半导体器件包括:存储器件,其包括具有包括多个第一存储器单元的第一区域的第一存储器阵列和包括多个第一存储器单元的第二区域 第二存储单元; 控制器,其耦合到所述存储器设备以向所述存储器设备发出命令; 以及用于存储多个试写条件的条件表。 控制器基于存储在条件表中的多个试写条件,在多个第二存储单元中执行多次尝试写入,并且基于试写的结果来确定多个第一存储单元中的写入条件。 存储器件基于从控制器指示的写入条件在多个第一存储器单元中执行写入。
-
公开(公告)号:US08169819B2
公开(公告)日:2012-05-01
申请号:US12688886
申请日:2010-01-17
申请人: Akio Shima , Yoshitaka Sasago , Masaharu Kinoshita , Toshiyuki Mine , Norikatsu Takaura , Takahiro Morikawa , Kenzo Kurotsuchi , Satoru Hanzawa
发明人: Akio Shima , Yoshitaka Sasago , Masaharu Kinoshita , Toshiyuki Mine , Norikatsu Takaura , Takahiro Morikawa , Kenzo Kurotsuchi , Satoru Hanzawa
CPC分类号: H01L27/2481 , G11C13/0004 , G11C13/003 , G11C2213/71 , G11C2213/75 , G11C2213/79 , H01L27/2454 , H01L45/06 , H01L45/1233 , H01L45/144 , H01L45/1625 , H01L45/1683
摘要: There is provided a semiconductor storage device which is capable of further reducing a size of a memory cell, and increasing a storage capacity. Plural memory cells each including a transistor formed on a semiconductor substrate, and a variable resistive device having a resistance value changed by voltage supply and connected between source and drain terminals of the transistor are arranged longitudinally and in an array to configure a three-dimensional memory cell array. A memory cell structure has a double channel structure in which an inside of a switching transistor is filled with a variable resistance element, particularly, a phase change material. The switching transistor is turned off by application of a voltage to increase a channel resistance so that a current flows in the internal phase change material to operate the memory.
摘要翻译: 提供了能够进一步减小存储单元的尺寸并增加存储容量的半导体存储装置。 每个包括形成在半导体衬底上的晶体管的多个存储单元以及具有由电压供应改变并连接在晶体管的源极和漏极端子之间的电阻值的可变电阻器件被纵向排列成阵列以配置三维存储器 单元格阵列。 存储单元结构具有双通道结构,其中开关晶体管的内部填充有可变电阻元件,特别是相变材料。 通过施加电压来切换开关晶体管,以增加沟道电阻,使得电流在内部相变材料中流动以操作存储器。
-
公开(公告)号:US20100032637A1
公开(公告)日:2010-02-11
申请号:US12434633
申请日:2009-05-02
IPC分类号: H01L45/00
CPC分类号: H01L45/144 , G11C11/5678 , G11C13/0004 , G11C2213/72 , H01L27/2409 , H01L27/2481 , H01L45/06 , H01L45/1233 , H01L45/1293 , H01L45/1675 , Y10S438/90
摘要: Provided is a nonvolatile memory device including a phase-change memory configured with cross-point memory cells in which memory elements formed of a phase-change material and selection elements formed with a diode are combined. A memory cell is configured with a memory element formed of a phase-change material and a selection element formed with a diode having a stacked structure of a first polycrystalline silicon film, a second polycrystalline silicon film, and a third polycrystalline silicon film. The memory cells are arranged at intersection points of a plurality of first metal wirings extending along a first direction with a plurality of third metal wirings extending along a second direction orthogonal to the first direction. An interlayer film is formed between adjacent selection elements and between adjacent memory elements, and voids are formed in the interlayer film provided between the adjacent memory elements.
摘要翻译: 本发明提供一种非易失性存储装置,其包括:配置有交叉点存储单元的相变存储器,其中由相变材料形成的存储元件和由二极管形成的选择元件组合。 存储单元配置有由相变材料形成的存储元件和由具有第一多晶硅膜,第二多晶硅膜和第三多晶硅膜的堆叠结构的二极管形成的选择元件。 存储单元布置在沿着第一方向延伸的多个第一金属布线的交点和沿着与第一方向正交的第二方向延伸的多个第三金属布线。 在相邻的选择元件之间和相邻的存储元件之间形成中间膜,并且在设置在相邻的存储元件之间的层间膜中形成空隙。
-
公开(公告)号:US20090140233A1
公开(公告)日:2009-06-04
申请号:US12268118
申请日:2008-11-10
申请人: Masaharu KINOSHITA , Motoyasu Terao , Hideyuki Matsuoka , Yoshitaka Sasago , Yoshinobu Kimura , Akio Shima , Mitsuharu Tai , Norikatsu Takaura
发明人: Masaharu KINOSHITA , Motoyasu Terao , Hideyuki Matsuoka , Yoshitaka Sasago , Yoshinobu Kimura , Akio Shima , Mitsuharu Tai , Norikatsu Takaura
IPC分类号: H01L45/00
CPC分类号: H01L27/101 , G11C5/02 , G11C13/0004 , G11C2213/71 , G11C2213/72 , H01L27/2409 , H01L27/2463 , H01L45/06 , H01L45/085 , H01L45/1233 , H01L45/143 , H01L45/144 , H01L45/1675
摘要: A nonvolatile semiconductor memory device having a large storage capacity and stabilized rewriting conditions in which a memory cell includes a nonvolatile recording material layer, a selector element and a semiconductor layer provided between the nonvolatile recording material layer and the selector element and having a thickness ranging from 5 to 200 nm.
摘要翻译: 一种非易失性半导体存储器件,具有大的存储容量和稳定的重写条件,其中存储单元包括非易失性记录材料层,选择器元件和设置在非易失性记录材料层和选择器元件之间的半导体层, 5〜200nm。
-
公开(公告)号:US20120132879A1
公开(公告)日:2012-05-31
申请号:US13366544
申请日:2012-02-06
IPC分类号: H01L45/00
CPC分类号: H01L45/144 , G11C11/5678 , G11C13/0004 , G11C2213/72 , H01L27/2409 , H01L27/2481 , H01L45/06 , H01L45/1233 , H01L45/1293 , H01L45/1675 , Y10S438/90
摘要: Provided is a nonvolatile memory device including a phase-change memory configured with cross-point memory cells in which memory elements formed of a phase-change material and selection elements formed with a diode are combined. A memory cell is configured with a memory element formed of a phase-change material and a selection element formed with a diode having a stacked structure of a first polycrystalline silicon film, a second polycrystalline silicon film, and a third polycrystalline silicon film. The memory cells are arranged at intersection points of a plurality of first metal wirings extending along a first direction with a plurality of third metal wirings extending along a second direction orthogonal to the first direction. An interlayer film is formed between adjacent selection elements and between adjacent memory elements, and voids are formed in the interlayer film provided between the adjacent memory elements.
摘要翻译: 本发明提供一种非易失性存储装置,其包括:配置有交叉点存储单元的相变存储器,其中由相变材料形成的存储元件和由二极管形成的选择元件组合。 存储单元配置有由相变材料形成的存储元件和由具有第一多晶硅膜,第二多晶硅膜和第三多晶硅膜的堆叠结构的二极管形成的选择元件。 存储单元布置在沿着第一方向延伸的多个第一金属布线的交点和沿着与第一方向正交的第二方向延伸的多个第三金属布线。 在相邻的选择元件之间和相邻的存储元件之间形成中间膜,并且在设置在相邻的存储元件之间的层间膜中形成空隙。
-
公开(公告)号:US08129705B2
公开(公告)日:2012-03-06
申请号:US12434633
申请日:2009-05-02
IPC分类号: H01L45/00
CPC分类号: H01L45/144 , G11C11/5678 , G11C13/0004 , G11C2213/72 , H01L27/2409 , H01L27/2481 , H01L45/06 , H01L45/1233 , H01L45/1293 , H01L45/1675 , Y10S438/90
摘要: Provided is a nonvolatile memory device including a phase-change memory configured with cross-point memory cells in which memory elements formed of a phase-change material and selection elements formed with a diode are combined. A memory cell is configured with a memory element formed of a phase-change material and a selection element formed with a diode having a stacked structure of a first polycrystalline silicon film, a second polycrystalline silicon film, and a third polycrystalline silicon film. The memory cells are arranged at intersection points of a plurality of first metal wirings extending along a first direction with a plurality of third metal wirings extending along a second direction orthogonal to the first direction. An interlayer film is formed between adjacent selection elements and between adjacent memory elements, and voids are formed in the interlayer film provided between the adjacent memory elements.
摘要翻译: 本发明提供一种非易失性存储装置,其包括:配置有交叉点存储单元的相变存储器,其中由相变材料形成的存储元件和由二极管形成的选择元件组合。 存储单元配置有由相变材料形成的存储元件和由具有第一多晶硅膜,第二多晶硅膜和第三多晶硅膜的堆叠结构的二极管形成的选择元件。 存储单元布置在沿着第一方向延伸的多个第一金属布线的交点和沿着与第一方向正交的第二方向延伸的多个第三金属布线。 在相邻的选择元件之间和相邻的存储元件之间形成中间膜,并且在设置在相邻的存储元件之间的层间膜中形成空隙。
-
-
-
-
-
-
-
-
-