HARMONIC TRAP FILTER WITH NON-UNIFORM RESONANCE FREQUENCY DISTRIBUTION

    公开(公告)号:US20230361726A1

    公开(公告)日:2023-11-09

    申请号:US18176208

    申请日:2023-02-28

    申请人: NXP USA, Inc.

    IPC分类号: H03F3/19

    摘要: An RF amplifier includes at least one harmonic trap filter with an array of shunt filter legs having a non-uniform resonance frequency distribution. The harmonic trap filter is configured to suppress frequencies in a suppression frequency range that includes harmonic frequencies of carrier frequencies in a range of carrier frequencies. Each of the shunt filter legs includes a capacitor and inductor coupled in series, and an intermediate node coupled between the capacitor and the inductor. Each intermediate node of the shunt filter leg is coupled to at least one other intermediate node of another shunt filter leg of the filter with a dampening resistor. Shunt filters at or near edges of the array are configured to have lower resonance frequencies than those at or near the center of the array to suppress excess current flow at edges of the RF amplifier.

    POWER AMPLIFIER WITH A POWER TRANSISTOR AND AN ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT ON SEPARATE SUBSTRATES

    公开(公告)号:US20220182022A1

    公开(公告)日:2022-06-09

    申请号:US17110568

    申请日:2020-12-03

    申请人: NXP USA, Inc.

    摘要: An amplifier includes a semiconductor die and a substrate that is distinct from the semiconductor die. The semiconductor die includes a III-V semiconductor substrate, a first RF signal input terminal, a first RF signal output terminal, and a transistor (e.g., a GaN FET). The transistor has a control terminal electrically coupled to the first RF signal input terminal, and a current-carrying terminal electrically coupled to the first RF signal output terminal. The substrate includes a second RF signal input terminal, a second RF signal output terminal, circuitry coupled between the second RF signal input terminal and the second RF signal output terminal, and an electrostatic discharge (ESD) protection circuit. The amplifier also includes a connection electrically coupled between the ESD protection circuit and the control terminal of the transistor. The substrate may be another semiconductor die (e.g., with a driver transistor and/or impedance matching circuitry) or an integrated passive device.

    Integrated circuits containing vertically-integrated capacitor-avalanche diode structures

    公开(公告)号:US11558018B2

    公开(公告)日:2023-01-17

    申请号:US16775573

    申请日:2020-01-29

    申请人: NXP USA, Inc.

    摘要: Integrated circuits, such as power amplifier integrated circuits, are disclosed containing compact-footprint, vertically-integrated capacitor-avalanche diode (AD) structures. In embodiments, the integrated circuit includes a semiconductor substrate, a metal layer system, and a vertically-integrated capacitor-AD structure. The metal layer system includes, in turn, a body of dielectric material in which a plurality of patterned metal layers are located. The vertically-integrated capacitor-AD structure includes a first AD formed, at least in part, by patterned portions of the first patterned metal layer. A first metal-insulator-metal (MIM) capacitor is also formed in the metal layer system and at least partially overlaps with the first AD, as taken along a vertical axis orthogonal to the principal surface of the semiconductor substrate. In certain instances, at least a majority, if not the entirety of the first AD vertically overlaps with the first MIM capacitor, by surface area, as taken along the vertical axis.

    DOHERTY AMPLIFIER WITH SURFACE-MOUNT PACKAGED CARRIER AND PEAKING AMPLIFIERS

    公开(公告)号:US20210175186A1

    公开(公告)日:2021-06-10

    申请号:US16704283

    申请日:2019-12-05

    申请人: NXP USA, Inc.

    IPC分类号: H01L23/66 H03F1/02 H01L23/495

    摘要: An embodiment of a Doherty amplifier includes a module substrate, first and second surface-mount devices coupled to a top surface of the module substrate, and an impedance inverter line assembly. The first and second surface-mount devices include first and second amplifier dies, respectively. The impedance inverter line assembly is electrically connected between outputs of the first and second amplifier dies. The impedance inverter line assembly includes an impedance inverter line coupled to the module substrate, a first lead of the first surface-mount device coupled between the first amplifier die output and a proximal end of the impedance inverter line, and a second lead of the second surface-mount device coupled between the second amplifier die output and a distal end of the impedance inverter line. According to a further embodiment, the impedance inverter line assembly has a 90 degree electrical length at a fundamental operational frequency of the Doherty amplifier.

    PACKAGED POWER AMPLIFIER DEVICE
    9.
    发明公开

    公开(公告)号:US20240071960A1

    公开(公告)日:2024-02-29

    申请号:US17823116

    申请日:2022-08-30

    申请人: NXP USA, Inc.

    摘要: A power amplifier device includes a substrate, a power transistor die, and one or more surface mount components. The substrate has substrate die contacts exposed at a first substrate surface, and additional substrate contacts exposed at a second substrate surface. The power transistor die includes an integrated transistor. The transistor includes a control terminal and a first current conducting terminal coupled, respectively, to first and second die contacts at the first die surface, and a second current conducting terminal coupled to a third die contact at a second die surface. The surface-mount components are connected to the additional substrate components, and the surface-mount components are electrically coupled through the substrate to the first and second die contacts. The power amplifier device also includes an encapsulation material layer covering the surface-mount components and the second substrate surface.