-
1.发明申请Processor Core with Higher Performance Burst Operation with Lower Power Dissipation Sustained Workload Mode 有权处理器核心，具有更高性能突发操作，功耗更低，持续工作负载模式公开(公告)号：US20120331321A1
公开(公告)日：2012-12-27
申请号：US13169182
申请日：2011-06-27
IPC分类号： G06F1/32
CPC分类号： G06F1/324 , G06F1/3228 , G06F1/3287 , G06F1/3296 , G09G5/363 , G09G2330/021 , G09G2360/08 , Y02D10/126 , Y02D10/171 , Y02D10/172
摘要： A processor may operate at a first frequency level for a first time interval. The processor automatically may transition to a sleep state from the first frequency level after the first time interval. Then the processor automatically transitions from the sleep state to the first frequency level after a second time interval. As a result the processor may operate at a reduced power consumption and higher performance.
摘要翻译： 处理器可以在第一时间间隔的第一频率级别操作。 处理器自动地可以在第一时间间隔之后从第一频率电平转换到睡眠状态。 然后处理器在第二时间间隔后自动从休眠状态转换到第一频率级。 因此，处理器可以以降低的功率消耗和更高的性能来操作。
-
2.发明授权Processor core with higher performance burst operation with lower power dissipation sustained workload mode 有权处理器内核具有更高的性能突发操作，功耗更低，持续工作负载模式公开(公告)号：US08924756B2
公开(公告)日：2014-12-30
申请号：US13169182
申请日：2011-06-27
CPC分类号： G06F1/324 , G06F1/3228 , G06F1/3287 , G06F1/3296 , G09G5/363 , G09G2330/021 , G09G2360/08 , Y02D10/126 , Y02D10/171 , Y02D10/172
摘要： A processor may operate at a first frequency level for a first time interval. The processor automatically may transition to a sleep state from the first frequency level after the first time interval. Then the processor automatically transitions from the sleep state to the first frequency level after a second time interval. As a result the processor may operate at a reduced power consumption and higher performance.
摘要翻译： 处理器可以在第一时间间隔的第一频率级别操作。 处理器自动地可以在第一时间间隔之后从第一频率电平转换到睡眠状态。 然后处理器在第二时间间隔后自动从休眠状态转换到第一频率级。 因此，处理器可以以降低的功率消耗和更高的性能来操作。
-
公开(公告)号：US10242418B2
公开(公告)日：2019-03-26
申请号：US13993696
申请日：2011-11-21
申请人： Nikos Kaburlasos , Eric C. Samson
发明人： Nikos Kaburlasos , Eric C. Samson
IPC分类号： G06T1/20 , G09G5/36 , G06F1/32 , G06F1/26 , G06F1/3203 , G06F1/324 , G06F1/3234 , G06F1/3287
摘要： Power gating a portion of a graphics processor may be used to improve performance or to achieve a power budget. A processor granularity, such as a slice or subslice, may be gated.
-
公开(公告)号：US20160093013A1
公开(公告)日：2016-03-31
申请号：US14959455
申请日：2015-12-04
申请人： Nikos Kaburlasos , Eric C. Samson
发明人： Nikos Kaburlasos , Eric C. Samson
CPC分类号： G09G5/36 , G06F1/26 , G06F1/3203 , G06F1/3265 , G06F1/329 , G09G5/363 , G09G2330/021 , G09G2360/06 , G09G2360/08 , Y02D10/153 , Y02D10/24 , Y02D50/20
摘要： Power gating a portion of a graphics processor may be used to improve performance or to achieve a power budget. A processor granularity, such as a slice or subslice, may be gated.
-
公开(公告)号：US20150035853A1
公开(公告)日：2015-02-05
申请号：US13955228
申请日：2013-07-31
IPC分类号： G06T1/00
CPC分类号： G06T1/20 , G06T1/00 , G06T1/60 , G09G5/001 , G09G5/363 , G09G5/395 , G09G2330/021 , G09G2360/08 , G09G2360/122 , G09G2360/18
摘要： In accordance with some embodiments, partial rendering of non-changing or slowly changing frame tiles allows the graphics processing unit to spend less time processing non-changing or slowly changing portions of each frame, saving power and creating more room for performance in some embodiments.
-
6.发明授权公开(公告)号：US08806243B2
公开(公告)日：2014-08-12
申请号：US13338354
申请日：2011-12-28
申请人： Nikos Kaburlasos , Eric C. Samson
发明人： Nikos Kaburlasos , Eric C. Samson
CPC分类号： G06F1/3203 , G06F9/5044 , G06T1/20
摘要： A method includes executing a workload on a graphics (GFX) core in a first mode the GFX core comprising a plurality of Subslices wherein each of the plurality of Subslices dissipates power. The method further includes calculating a number of clock cycles, Tfirst mode, required for the GFX core to perform the workload in the first mode during a first decision window comprising a plurality of clock cycles and calculating a number of clock cycles, Tsecond mode, required for the GFX core to perform the workload in a second mode during the first decision window wherein the second mode comprises executing the workload with fewer of the plurality of Subslices receiving power than when executing the workload in the first mode. It is then determined, based in part upon Tfirst mode and Tsecond mode, if an energy savings is possible by transitioning the GFX core to the second mode.
摘要翻译： 一种方法包括在第一模式中执行在图形（GFX）核心上的工作量，所述GFX核心包括多个子片段，其中所述多个子片段中的每一个耗散功率。 该方法还包括计算在包括多个时钟周期的第一判定窗口期间GFX核在第一模式中执行工作负载所需的时钟周期数Tfirst模式，并计算需要的时钟周期数Tsecond模式 所述GFX核心在所述第一决定窗口期间以第二模式执行所述工作负载，其中所述第二模式包括以比在所述第一模式下执行所述工作负载的情况下更少的所述多个子代理接收功率来执行所述工作负载。 然后，部分地基于Tfirst模式和Tsecond模式确定如果通过将GFX核心转换到第二模式可以节省能量。
-
公开(公告)号：US20140125679A1
公开(公告)日：2014-05-08
申请号：US13669576
申请日：2012-11-06
申请人： Nikos Kaburlasos , Eric C. Samson , Altug Koker
发明人： Nikos Kaburlasos , Eric C. Samson , Altug Koker
IPC分类号： G06T1/00
CPC分类号： G06T1/20
摘要： According to some embodiments, performance bottlenecks that arise in particular resources within a graphic processor unit may be alleviated by dynamically rebalancing workloads among the resources, with the goal of removing the current performance bottleneck, while at the same time maintaining power dissipation within a currently allocated power budget. In some embodiments this may be achieved by defining a separate clock domain for each of the plurality of graphics processor resources whose performance may then be rebalanced.
摘要翻译： 根据一些实施例，可以通过动态地重新平衡资源之间的工作负载来缓解在图形处理器单元内的特定资源中出现的性能瓶颈，目的是消除当前的性能瓶颈，同时保持当前分配的 电力预算 在一些实施例中，这可以通过为多个图形处理器资源中的每个图形处理器资源定义单独的时钟域来实现，其中性能可以被重新平衡。
-
公开(公告)号：US20130286026A1
公开(公告)日：2013-10-31
申请号：US13993696
申请日：2011-11-21
申请人： Nikos Kaburlasos , Eric C. Samson
发明人： Nikos Kaburlasos , Eric C. Samson
IPC分类号： G06T1/20
CPC分类号： G06T1/20 , G06F1/26 , G06F1/3203 , G06F1/324 , G06F1/325 , G06F1/3287 , G09G5/36 , G09G2360/08 , Y02D10/126 , Y02D10/171 , Y02D50/20
摘要： Power gating a portion of a graphics processor may be used to improve performance or to achieve a power budget. A processor granularity, such as a slice or subslice, may be gated.
摘要翻译： 功率选通图形处理器的一部分可以用于提高性能或实现功率预算。 可以选择处理器粒度，例如片或子片。
-
9.发明申请METHOD OF AND APPARATUS FOR DYNAMIC GRAPHICS POWER GATING FOR BATTERY LIFE OPTIMIZATION 有权动态图形功率放电的电池寿命优化方法与装置公开(公告)号：US20120169747A1
公开(公告)日：2012-07-05
申请号：US13338354
申请日：2011-12-28
申请人： Nikos KABURLASOS , Eric C. Samson
发明人： Nikos KABURLASOS , Eric C. Samson
IPC分类号： G06T1/00
CPC分类号： G06F1/3203 , G06F9/5044 , G06T1/20
摘要： A method includes executing a workload on a graphics (GFX) core in a first mode the GFX core comprising a plurality of Subslices wherein each of the plurality of Subslices dissipates power. The method further includes calculating a number of clock cycles, Tfirst mode, required for the GFX core to perform the workload in the first mode during a first decision window comprising a plurality of clock cycles and calculating a number of clock cycles, Tsecond mode, required for the GFX core to perform the workload in a second mode during the first decision window wherein the second mode comprises executing the workload with fewer of the plurality of Subslices receiving power than when executing the workload in the first mode. It is then determined, based in part upon Tfirst mode and Tsecond mode, if an energy savings is possible by transitioning the GFX core to the second mode.
摘要翻译： 一种方法包括在第一模式中执行在图形（GFX）核心上的工作量，所述GFX核心包括多个子片段，其中所述多个子片段中的每一个耗散功率。 该方法还包括计算在包括多个时钟周期的第一判定窗口期间GFX核在第一模式中执行工作负载所需的时钟周期数Tfirst模式，并计算需要的时钟周期数Tsecond模式 所述GFX核心在所述第一决定窗口期间以第二模式执行所述工作负载，其中所述第二模式包括以比在所述第一模式下执行所述工作负载的情况下更少的所述多个子代理接收功率来执行所述工作负载。 然后，部分地基于Tfirst模式和Tsecond模式确定如果通过将GFX核心转换到第二模式可以节省能量。
-
10.发明授权Method, apparatus, and system for energy efficiency and energy conservation including autonomous hardware-based deep power down in devices 有权节能和节能的方法，装置和系统，包括设备中自主的基于硬件的深度断电公开(公告)号：US09400545B2
公开(公告)日：2016-07-26
申请号：US13335738
申请日：2011-12-22
申请人： Inder M. Sodhi , Alon Naveh , Doron Rajwan , Ryan D. Wells , Eric C. Samson
发明人： Inder M. Sodhi , Alon Naveh , Doron Rajwan , Ryan D. Wells , Eric C. Samson
IPC分类号： G06F1/32
CPC分类号： G06F3/0625 , G06F1/3206 , G06F1/3278 , G06F1/3287 , G06F3/0634 , G06F3/0673 , Y02D10/157 , Y02D10/171
摘要： Embodiments of systems, apparatuses, and methods for energy efficiency and energy conservation including enabling autonomous hardware-based deep power down of devices are described. In one embodiment, a system includes a device, a static memory, and a power control unit coupled with the device and the static memory. The system further includes a deep power down logic of the power control unit to monitor a status of the device, and to transfer the device to a deep power down state when the device is idle. In the system, the device consumes less power when in the deep power down state than in the idle state.
摘要翻译： 描述了能量效率和能量节约的系统，装置和方法的实施例，包括实现设备的自主的基于硬件的深度断电。 在一个实施例中，系统包括与设备和静态存储器耦合的设备，静态存储器和功率控制单元。 该系统还包括功率控制单元的深度掉电逻辑，用于监视设备的状态，并且当设备空闲时将设备传送到深度断电状态。 在系统中，当处于深功率关闭状态时，器件消耗的功率小于空闲状态。
-
-
-
-
-
-
-
-
-
搜索结果
55 条记录 (耗时 0.025 秒)
