-
公开(公告)号:US11984471B2
公开(公告)日:2024-05-14
申请号:US17479066
申请日:2021-09-20
Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Inventor: Arash Elhami Khorasani , Mark Griswold
CPC classification number: H01L28/20 , H01L27/0629 , H01L27/0676 , H01L27/0802
Abstract: In an embodiment, a semiconductor device includes a resistor that overlies a doped region of the semiconductor device. The resistor is formed into a pattern of a polygon spiral. An embodiment of the pattern of the resistor includes sides and corners. The material of the sides has a low resistivity and the material of the corners has a higher resistivity.
-
公开(公告)号:US11948880B2
公开(公告)日:2024-04-02
申请号:US17937918
申请日:2022-10-04
Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Inventor: Mark Griswold , Michael J. Seddon
IPC: H01L21/78 , H01L21/02 , H01L21/786 , H01L23/12 , H01L23/34 , H01L23/522
CPC classification number: H01L23/5222 , H01L21/0226 , H01L21/786 , H01L23/12 , H01L23/34
Abstract: Implementations of a silicon-on-insulator (SOI) die may include a silicon layer including a first side and a second side, and an insulative layer coupled directly to the second side of the silicon layer. The insulative layer may not be coupled to any other silicon layer.
-
公开(公告)号:US11810976B2
公开(公告)日:2023-11-07
申请号:US17178729
申请日:2021-02-18
Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Inventor: Weize Chen , Mark Griswold
IPC: H01L29/78 , H01L29/06 , H01L29/66 , H01L29/10 , H01L21/761
CPC classification number: H01L29/7824 , H01L21/761 , H01L29/063 , H01L29/0649 , H01L29/1095 , H01L29/66681
Abstract: In one embodiment, a transistor has a drift region that is formed to have a plurality of zones having different vertical doping profiles across the zones. At least one of the zones has a vertical doping profile that has a first peak near a top surface of the zone and a second peak near a bottom surface. An embodiment may have a lower doping in a region that is between the two peaks.
-
公开(公告)号:US11289613B2
公开(公告)日:2022-03-29
申请号:US16674625
申请日:2019-11-05
Applicant: Semiconductor Components Industries, LLC
Inventor: Weize Chen , Mark Griswold
IPC: H01L29/00 , H01L29/808 , H01L27/06 , H01L29/40 , H01L29/10 , H01L29/08 , H01L29/423 , H01L29/66 , H01L29/06
Abstract: An electronic device can include a JFET that can include a drain contact region, a channel region spaced apart from the drain contact region, and a gate region adjacent the channel region. In an embodiment, the gate region includes a relatively heavier doped portion and a relatively lighter portion closer to the drain contact region. In another embodiment, a gate field electrode can be extended beyond a field isolation structure and overlie a channel of the JFET. In a further embodiment, a region having relatively low dopant concentration can be along the drain side of the conduction path, where the region is between two other more heavily doped regions. In another embodiment, alternating conducting channel and gate regions can be used to allow lateral and vertical pinching off of the conducting channel regions.
-
公开(公告)号:US20210119059A1
公开(公告)日:2021-04-22
申请号:US16674625
申请日:2019-11-05
Applicant: Semiconductor Components Industries, LLC
Inventor: Weize Chen , Mark Griswold
IPC: H01L29/808 , H01L27/06 , H01L29/40 , H01L29/10 , H01L29/06 , H01L29/08 , H01L29/423 , H01L29/66
Abstract: An electronic device can include a JFET that can include a drain contact region, a channel region spaced apart from the drain contact region, and a gate region adjacent the channel region. In an embodiment, the gate region includes a relatively heavier doped portion and a relatively lighter portion closer to the drain contact region. In another embodiment, a gate field electrode can be extended beyond a field isolation structure and overlie a channel of the JFET. In a further embodiment, a region having relatively low dopant concentration can be along the drain side of the conduction path, where the region is between two other more heavily doped regions. In another embodiment, alternating conducting channel and gate regions can be used to allow lateral and vertical pinching off of the conducting channel regions.
-
公开(公告)号:US10741487B2
公开(公告)日:2020-08-11
申请号:US15961642
申请日:2018-04-24
Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Inventor: Michael J. Seddon , Mark Griswold
IPC: H01L21/76 , H01L23/522 , H01L23/34 , H01L21/786 , H01L21/02 , H01L23/12
Abstract: Implementations of a silicon-on-insulator (SOI) die may include a silicon layer including a first side and a second side, and an insulative layer coupled directly to the second side of the silicon layer. The insulative layer may not be coupled to any other silicon layer.
-
公开(公告)号:US12087760B2
公开(公告)日:2024-09-10
申请号:US17662263
申请日:2022-05-06
Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Inventor: Derrick Johnson , Yupeng Chen , Ralph N. Wall , Mark Griswold
IPC: H01L27/02 , H01L27/092
CPC classification number: H01L27/0262 , H01L27/0928
Abstract: In an example, a semiconductor device includes a semiconductor substrate of a first conductivity type and a semiconductor region of the first conductivity type over the semiconductor substrate. A well region of a second conductivity type is in the semiconductor region. A doped region of the first conductivity type is in the well region. A doped region of the second conductivity type is in the well region. A doped region of the second conductivity type is in the semiconductor substrate at a bottom side. A doped region of the first conductivity type is in the semiconductor substrate at the bottom side. A first conductor is at a top side of the semiconductor region and a second conductor is at the bottom side. In some examples, one or more of doped regions at the bottom side is a patterned doped region.
-
公开(公告)号:US11152454B2
公开(公告)日:2021-10-19
申请号:US16447005
申请日:2019-06-20
Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Inventor: Arash Elhami Khorasani , Mark Griswold
Abstract: In an embodiment, a semiconductor device includes a resistor that overlies a doped region of the semiconductor device. The resistor is formed into a pattern of a polygon spiral. An embodiment of the pattern of the resistor includes sides and corners. The material of the sides has a low resistivity and the material of the corners has a higher resistivity.
-
公开(公告)号:US10700057B1
公开(公告)日:2020-06-30
申请号:US16245913
申请日:2019-01-11
Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Inventor: Arash Elhami Khorasani , Mark Griswold
IPC: H01L27/02 , H01L29/10 , H01L29/808 , H01L23/60
Abstract: The disclosed embodiments include an ESD robust transistor with a compound-SCR protection. The transistor may include a semiconductor substrate having a first conductivity type, a drain region coupled with the semiconductor substrate having a drain SCR component with a first drain region of the first conductivity type and a second drain region of the second conductivity type. The transistor may also include a source coupled with the semiconductor substrate, a channel region of the second conductivity type, and a gate coupled with the channel region having SCR components with a first gate region of the first conductivity type and a second gate region of the second conductivity type. The drain SCR components and the gate SCR components may create a low resistance discharge path along the channel region that activates in response to the ESD such that the ESD discharges through the transistor without causing damage to the transistor.
-
10.
公开(公告)号:US10224323B2
公开(公告)日:2019-03-05
申请号:US15669579
申请日:2017-08-04
Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Inventor: Moshe Agam , Johan Camiel Julia Janssens , Jaroslav Pjencak , Thierry Yao , Mark Griswold , Weize Chen
IPC: H01L21/00 , H01L27/07 , H01L27/088 , H01L27/098 , H01L29/739 , H01L29/06 , H01L29/10 , H01L29/66 , H01L29/861 , H01L29/78
Abstract: A semiconductor device includes a floating buried doped region, a first doped region disposed between the floating buried doped region and a first major surface, and a semiconductor region disposed between the floating buried doped region and a second major surface. A trench isolation structure extends from the first major surface and terminates within the semiconductor region and the floating buried doped region abuts the trench isolation structure. A second doped region is disposed in the first doped region has an opposite conductivity type to the first doped region. A first isolation device is disposed in the first doped region and is configured to divert current injected into the semiconductor device from other regions thereby delaying the triggering of an internal SCR structure. In one embodiment, a second isolation structure is disposed within the first doped region and is configured to disrupt a leakage path along a sidewall surface of the trench isolation structure.
-
-
-
-
-
-
-
-
-