-
公开(公告)号：US11372435B2
公开(公告)日：2022-06-28
申请号：US16804994
申请日：2020-02-28
Applicant: STMicroelectronics S.r.l.
Inventor： Giovanni Luca Torrisi , Salvatore Abbisso , Cristiano Meroni
Abstract: A voltage regulator circuit includes a first voltage regulator having a first output voltage selection pin set and producing a first output voltage based on a first digital signal received at the first output voltage selection pin set, and a second voltage regulator having a second output voltage selection pin set and producing a second output voltage based on a second digital signal received at the second output voltage selection pin set. The first and second voltage regulators are operable in a voltage tracking mode with the output voltage of the second voltage regulator tracking the output voltage of the first voltage regulator when digital signals received at the selection pin sets have a same value. An overvoltage sensor detects overvoltage events at the first voltage regulator. Control circuitry selectively avoids operation in voltage tracking mode as a result of an overvoltage event detected at the first voltage regulator.
-
公开(公告)号：US10763803B2
公开(公告)日：2020-09-01
申请号：US16269289
申请日：2019-02-06
Applicant: STMicroelectronics S.r.l.
Inventor： Edoardo Botti , Tommaso Barbieri , Davide Luigi Brambilla , Cristiano Meroni
IPC: H03F3/217 , H03K17/687 , H03K3/017 , H04R3/00 , G05F1/575 , H03F1/02 , H02M3/158 , H02M3/00 , H03F3/187 , H02M1/00
Abstract: An integrated circuit includes a die that includes a circuit configured to generate a PWM signal in response to a first clock signal, and a first set of pads configured to provide amplified PWM signals to external filters. An amplifier stage is configured to provide the amplified PWM signals. The die includes two pads configured to be coupled to an external inductor, and a second set of pads configured to provide regulated voltages. An electronic converter circuit is configured to generate the regulated voltages to supply the amplifier stage. The electronic converter circuit includes a control circuit configured to drive electronic switches in response to a second clock signal to regulate the regulated voltages to a respective target value. The die includes a control block to synchronize the switching activity of the electronic switches with the switching activity of the amplifier stage.
-
公开(公告)号：US09461598B2
公开(公告)日：2016-10-04
申请号：US14613455
申请日：2015-02-04
Inventor： Kelvin Jian Wen , Mei Yang , Zheng Hua Song , Xian Xiong , Cristiano Meroni
CPC classification number: H03F3/187 , H03F3/45475 , H03F3/45941 , H03F2200/03 , H03F2200/441 , H03F2203/45138 , H03F2203/45418 , H03F2203/45424 , H03F2203/45528 , H03F2203/45541
Abstract: A power amplifier includes a clamping circuit configured to provide a clamped voltage from a power supply; an amplifier pair having first inputs coupled to the clamping circuit, second inputs and an output for providing an amplified signal; and a biasing circuit coupled between the clamping circuit and the second inputs. The biasing circuit is configured to adjust input bias voltages of the amplifier pair such that the output of the amplifier pair varies proportionally to a change of the power supply.
Abstract translation: 功率放大器包括被配置为提供来自电源的钳位电压的钳位电路; 放大器对，其具有耦合到所述钳位电路的第一输入，第二输入和用于提供放大信号的输出; 以及耦合在所述钳位电路和所述第二输入之间的偏置电路。 偏置电路被配置为调整放大器对的输入偏置电压，使得放大器对的输出与电源的变化成比例地变化。
-
公开(公告)号：US20160269825A1
公开(公告)日：2016-09-15
申请号：US15158854
申请日：2016-05-19
Inventor： XiangSheng Li , Cristiano Meroni , Mei Yang , Xian Feng Xiong
CPC classification number: H03G3/348 , H03F1/52 , H03F3/183 , H03F3/21 , H03F2200/321 , H03F2200/375 , H03F2200/471 , H03F2200/78 , H03G11/00 , H04R1/00 , H04R3/007 , H04R2201/028 , H04R2499/13
Abstract: A digital circuit can be used in a speaker system. An intermediate node provides a speaker protection control signal. A first latch for receives an offset control signal. A first logic gate receives a play control signal, the offset control signal, and the speaker protection control signal. A second logic gate is coupled to the first latch for receiving the play control signal and the speaker protection control signal. A second latch is coupled to the first logic gate for providing a forced mute signal. A third latch is coupled to the second logic gate and to the intermediate node.
Abstract translation: 数字电路可用于扬声器系统。 中间节点提供扬声器保护控制信号。 用于接收偏移控制信号的第一锁存器。 第一逻辑门接收播放控制信号，偏移控制信号和扬声器保护控制信号。 第二逻辑门耦合到第一锁存器，用于接收播放控制信号和扬声器保护控制信号。 第二锁存器耦合到第一逻辑门以提供强制静音信号。 第三锁存器耦合到第二逻辑门和中间节点。
-
公开(公告)号：US11245369B2
公开(公告)日：2022-02-08
申请号：US16935649
申请日：2020-07-22
Applicant: STMicroelectronics S.r.l.
Inventor： Edoardo Botti , Tommaso Barbieri , Davide Luigi Brambilla , Cristiano Meroni
IPC: H03F3/217 , H03K17/687 , H03K3/017 , H04R3/00 , G05F1/575 , H03F1/02 , H02M3/158 , H02M3/00 , H03F3/187 , H02M1/00
Abstract: An integrated circuit includes a die that includes a circuit configured to generate a PWM signal in response to a first clock signal, and a first set of pads configured to provide amplified PWM signals to external filters. An amplifier stage is configured to provide the amplified PWM signals. The die includes two pads configured to be coupled to an external inductor, and a second set of pads configured to provide regulated voltages. An electronic converter circuit is configured to generate the regulated voltages to supply the amplifier stage. The electronic converter circuit includes a control circuit configured to drive electronic switches in response to a second clock signal to regulate the regulated voltages to a respective target value. The die includes a control block to synchronize the switching activity of the electronic switches with the switching activity of the amplifier stage.
-
Patent Agency Ranking
公开(公告)号：US20200350877A1
公开(公告)日：2020-11-05
申请号：US16935649
申请日：2020-07-22
Applicant: STMicroelectronics S.r.l.
Inventor： Edoardo Botti , Tommaso Barbieri , Davide Luigi Brambilla , Cristiano Meroni
IPC: H03F3/217 , H03K17/687 , H03K3/017 , H04R3/00 , G05F1/575 , H03F1/02 , H02M3/158 , H02M3/00 , H03F3/187
Abstract: An integrated circuit includes a die that includes a circuit configured to generate a PWM signal in response to a first clock signal, and a first set of pads configured to provide amplified PWM signals to external filters. An amplifier stage is configured to provide the amplified PWM signals. The die includes two pads configured to be coupled to an external inductor, and a second set of pads configured to provide regulated voltages. An electronic converter circuit is configured to generate the regulated voltages to supply the amplifier stage. The electronic converter circuit includes a control circuit configured to drive electronic switches in response to a second clock signal to regulate the regulated voltages to a respective target value. The die includes a control block to synchronize the switching activity of the electronic switches with the switching activity of the amplifier stage.
-
公开(公告)号：US09386372B2
公开(公告)日：2016-07-05
申请号：US14754861
申请日：2015-06-30
Inventor： Xiangsheng Li , Cristiano Meroni , Mei Yang , Xian Feng Xiong
CPC classification number: H03G3/348 , H03F1/52 , H03F3/183 , H03F3/21 , H03F2200/321 , H03F2200/375 , H03F2200/471 , H03F2200/78 , H03G11/00 , H04R1/00 , H04R3/007 , H04R2201/028 , H04R2499/13
Abstract: A method of operating a speaker system including a speaker coupled to an amplifier, and a dedicated digital speaker protection circuit includes turning on the amplifier in a mute mode, after a first delay period, issuing a play command to the amplifier to place the amplifier in a play mode, but without an input signal during a second delay period, and performing a speaker offset detection during the second delay period, wherein, if there is an offset, then the amplifier is forced back into the mute mode, and if there is no offset, then the amplifier is allowed to continue to operate in the play mode. The method also includes issuing a speaker protection control signal or command if an offset is detected.
-
公开(公告)号：US20150381125A1
公开(公告)日：2015-12-31
申请号：US14613455
申请日：2015-02-04
Inventor： Kelvin Jian Wen , Mei Yang , Zheng Hua Song , Xian Xiong , Cristiano Meroni
CPC classification number: H03F3/187 , H03F3/45475 , H03F3/45941 , H03F2200/03 , H03F2200/441 , H03F2203/45138 , H03F2203/45418 , H03F2203/45424 , H03F2203/45528 , H03F2203/45541
Abstract: A power amplifier includes a clamping circuit configured to provide a clamped voltage from a power supply; an amplifier pair having first inputs coupled to the clamping circuit, second inputs and an output for providing an amplified signal; and a biasing circuit coupled between the clamping circuit and the second inputs. The biasing circuit is configured to adjust input bias voltages of the amplifier pair such that the bias voltage of the output of the amplifier pair varies proportionally to a change of the power supply.
Abstract translation: 功率放大器包括被配置为提供来自电源的钳位电压的钳位电路; 放大器对，其具有耦合到所述钳位电路的第一输入，第二输入和用于提供放大信号的输出; 以及耦合在所述钳位电路和所述第二输入之间的偏置电路。 偏置电路被配置为调整放大器对的输入偏置电压，使得放大器对的输出的偏置电压与电源的变化成比例地变化。
-
公开(公告)号：US09099978B2
公开(公告)日：2015-08-04
申请号：US13692789
申请日：2012-12-03
Inventor： XiangSheng Li , Cristiano Meroni , Mei Yang , XianFeng Xiong
CPC classification number: H03G3/348 , H03F1/52 , H03F3/183 , H03F3/21 , H03F2200/321 , H03F2200/375 , H03F2200/471 , H03F2200/78 , H03G11/00 , H04R1/00 , H04R3/007 , H04R2201/028 , H04R2499/13
Abstract: A method of operating a speaker system including a speaker coupled to an amplifier, and a dedicated digital speaker protection circuit includes turning on the amplifier in a mute mode, after a first delay period, issuing a play command to the amplifier to place the amplifier in a play mode, but without an input signal during a second delay period, and performing a speaker offset detection during the second delay period, wherein, if there is an offset, then the amplifier is forced back into the mute mode, and if there is no offset, then the amplifier is allowed to continue to operate in the play mode. The method also includes issuing a speaker protection control signal or command if an offset is detected.
Abstract translation: 一种操作包括耦合到放大器的扬声器的扬声器系统和专用数字扬声器保护电路的方法包括：在第一延迟周期之后，以静音模式接通放大器，向放大器发出放大指令以放大放大器 播放模式，但是在第二延迟时段期间没有输入信号，并且在第二延迟周期期间执行扬声器偏移检测，其中，如果存在偏移，则放大器被强制回到静音模式，并且如果存在 无偏移，则允许放大器在播放模式下继续工作。 如果检测到偏移，该方法还包括发出扬声器保护控制信号或命令。
-
公开(公告)号：US11211783B2
公开(公告)日：2021-12-28
申请号：US16587346
申请日：2019-09-30
Applicant: STMicroelectronics S.r.l.
Inventor： Giovanni Luca Torrisi , Salvatore Abbisso , Cristiano Meroni
IPC: H02H5/04 , G08B21/18 , H02H1/00 , H03K19/003
Abstract: A circuit includes processing circuitry is sensitive to a regulated voltage at the output node and to a temperature of the circuit. The processing circuit is configured to provide voltage and temperature sensing signals indicative of the regulated voltage at the output node and the temperature of the circuit. The processing circuitry is configured to assume i) a first state, as a result of the voltage sensing signal reaching a voltage threshold, ii) a second state, as a result of the temperature detection signal reaching a temperature threshold, or iii) a third state, as a result of both the voltage and the temperature sensing signals failing to reach the thresholds. The circuit comprises a warning output coupled to a warning signal generation network controlled by the processing circuitry.
-
-
-
-
-
-
-
-
-
Search Results
15
records
(took 0.02 seconds)
