中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

6 records (took 0.015 seconds)

    SEMICONDUCTOR MEMORY DEVICE AND REFRESH LEVERAGING DRIVING METHOD THEREOF
    1.
    发明申请
    SEMICONDUCTOR MEMORY DEVICE AND REFRESH LEVERAGING DRIVING METHOD THEREOF 有权
    半导体存储器件和刷新驱动方法

    公开(公告)号：US20140140154A1

    公开(公告)日：2014-05-22

    申请号：US14071757

    申请日：2013-11-05

    Applicant: Samsung Electronics Co., Ltd.

    Inventor： Dae-Jeong KIM ,  Kabyong KIM ,  Kwang-Woo LEE ,  Heon LEE ,  Inho CHO

    IPC: G11C11/406

    CPC classification number: G11C11/40603 ,  G11C11/406 ,  G11C16/3418 ,  G11C29/82 ,  G11C2211/4063

    Abstract: A refresh leveraging driving method is provided which includes deciding a unit of word lines to be driven at a refresh leveraging operation to be the same as a redundancy repair row unit setting a lower row address of an input refresh leveraging address corresponding to the decided refresh leveraging row driving unit to a don't care state; and internally generating the don't care lower row address of the refresh leveraging address to drive word lines according to a combined refresh leveraging address.

    Abstract translation: 提供了一种刷新利用驱动方法，其包括将刷新利用操作中要驱动的字线的单位确定为与冗余修复行单元相同的冗余修复行单元，该冗余修复行单元设置与所决定的刷新利用相对应的输入刷新利用地址的较低行地址 行驱动单位到不关心状态; 并且根据组合的刷新利用地址在内部生成不关心刷新利用地址的较低行地址来驱动字线。

    SEMICONDUCTOR MEMORY DEVICES AND MEMORY SYSTEMS INCLUDING THE SAME
    3.
    发明申请
    SEMICONDUCTOR MEMORY DEVICES AND MEMORY SYSTEMS INCLUDING THE SAME 有权
    半导体存储器件和存储器系统，包括它们

    公开(公告)号：US20160064056A1

    公开(公告)日：2016-03-03

    申请号：US14798164

    申请日：2015-07-13

    Applicant: SAMSUNG ELECTRONICS CO., LTD.

    Inventor： SU-A KIM ,  Dae-Sun KIM ,  Dae-Jeong KIM ,  Sung-Min RYU ,  Kwang-II PARK ,  Chul-Woo PARK ,  Young-Soo SOHN ,  Jae-Youn YOUN

    IPC: G11C8/08 ,  G11C7/02

    CPC classification number: G11C8/08 ,  G11C5/025 ,  G11C7/02 ,  G11C7/1006 ,  G11C7/18 ,  G11C8/12 ,  G11C11/4074 ,  G11C11/4085 ,  G11C11/4097

    Abstract: A semiconductor memory device includes a memory cell array, sub word-line drivers and power selection switches. The memory cell array includes memory cell rows coupled to word lines. The sub word line drivers are coupled to the word lines. The power selection switches are coupled to the sub word-line drivers. Each power selection switch controls a deactivation voltage level of a first word-line activated from the word-lines and an off-voltage level of a second word line adjacent to the first word line so that the deactivation voltage level and the off-voltage level have at least one of a ground voltage, a first negative voltage and a second negative voltage. The ground voltage, the first negative voltage and the second negative voltage have different voltage levels from each other.

    Abstract translation: 半导体存储器件包括存储单元阵列，子字线驱动器和功率选择开关。 存储单元阵列包括耦合到字线的存储单元行。 子字线驱动器耦合到字线。 电源选择开关耦合到子字线驱动器。 每个电源选择开关控制从字线激活的第一字线的去激活电压电平和与第一字线相邻的第二字线的截止电压电平，使得去激活电压电平和截止电压电平 具有接地电压，第一负电压和第二负电压中的至少一个。 接地电压，第一负电压和第二负电压彼此具有不同的电压电平。

    MEMORY DEVICE SCRAMBLING ADDRESS
    4.
    发明申请
    MEMORY DEVICE SCRAMBLING ADDRESS 审中-公开

    公开(公告)号：US20200027497A1

    公开(公告)日：2020-01-23

    申请号：US16369034

    申请日：2019-03-29

    Applicant: Samsung Electronics Co., Ltd.

    Inventor： Hyun-sung SHIN ,  Dae-Jeong KIM ,  Ik-Joon CHOI

    IPC: G11C11/408 ,  G11C11/4091 ,  G11C11/406 ,  G11C17/16 ,  G11C17/18 ,  G06F3/06

    Abstract: According to an exemplary embodiment, a memory device may include a memory cell array that includes memory cells connected to word lines arranged in sequential order depending on a sequential change of a row address, a row decoder that, for each row address input to the row decoder, scrambles a first bit of the row address and a second bit of the row address depending on a selection signal, thereby forming a scrambled row address, decodes the scrambled row address, and selects the a word line from the word lines based on the scrambled row address, and an anti-fuse array that includes an anti-fuse in which a logical value of the selection signal is programmed. A first word line and a second word line of the word lines may be adjacent to each other, and a difference between a first value of the row address corresponding to the first word line and a second value of the row address corresponding to the second word line may be a value corresponding to the first bit.

Patent Agency Ranking