Neuromorphic apparatus having 3D stacked synaptic structure and memory device having the same

    公开(公告)号:US11604971B2

    公开(公告)日:2023-03-14

    申请号:US16414257

    申请日:2019-05-16

    摘要: A neuromorphic apparatus includes a three-dimensionally-stacked synaptic structure, and includes a plurality of unit synaptic modules, each of the plurality of unit synaptic modules including a plurality of synaptic layers, each of the plurality of synaptic layers including a plurality of stacked layers, and each of the plurality of unit synaptic modules further including a first decoder interposed between two among the plurality of synaptic layers. The neuromorphic apparatus further includes a second decoder that provides a level selection signal to the first decoder included in one among the plurality of unit synaptic modules to be accessed, and a third decoder that generates an address of one among a plurality of memristers to be accessed in a memrister array of one among the plurality of synaptic layers included in the one among the plurality of unit synaptic modules to be accessed.

    Electronic device for adjusting voltage and operating method therefor

    公开(公告)号:US11556160B2

    公开(公告)日:2023-01-17

    申请号:US16769302

    申请日:2018-11-30

    IPC分类号: G06F1/28 G06F1/20 H02M3/158

    摘要: Disclosed in various embodiments of the present invention are an electronic device for adjusting a voltage and an operating method therefor. The electronic device comprises: at least one first converter for supporting a plurality of operating modes for changing voltage; a second converter supporting the plurality of operating modes and connected with the at least one first converter in series; and at least one processor, wherein the processor can be configured to determine an intermediate voltage between the at least one first converter and the second converter on the basis of an input voltage of the at least one first converter and an output voltage of the second converter, and control an operating mode of each of the at least one first converter and the second converter on the basis of the determined intermediate voltage. Other embodiments are also possible.

    Neuromorphic apparatus having 3D stacked synaptic structure and memory device having the same

    公开(公告)号:US11989646B2

    公开(公告)日:2024-05-21

    申请号:US18166859

    申请日:2023-02-09

    摘要: A neuromorphic apparatus includes a three-dimensionally-stacked synaptic structure, and includes a plurality of unit synaptic modules, each of the plurality of unit synaptic modules including a plurality of synaptic layers, each of the plurality of synaptic layers including a plurality of stacked layers, and each of the plurality of unit synaptic modules further including a first decoder interposed between two among the plurality of synaptic layers. The neuromorphic apparatus further includes a second decoder that provides a level selection signal to the first decoder included in one among the plurality of unit synaptic modules to be accessed, and a third decoder that generates an address of one among a plurality of memristers to be accessed in a memrister array of one among the plurality of synaptic layers included in the one among the plurality of unit synaptic modules to be accessed.

    Oxide semiconductor transistor
    7.
    发明授权

    公开(公告)号:US11824117B2

    公开(公告)日:2023-11-21

    申请号:US17308543

    申请日:2021-05-05

    IPC分类号: H01L29/78 H01L29/51 H01L29/66

    摘要: An oxide semiconductor transistor includes: an insulating substrate including a trench; a gate electrode in the trench; an oxide semiconductor layer on a surface of the insulating substrate, the surface exposed through the trench; and a ferroelectric layer between the gate electrode and the oxide semiconductor layer, wherein the oxide semiconductor layer may include a source region and a drain region which are on the insulating substrate outside the trench and are apart from each other with the gate electrode therebetween.

    Electronic device and method of manufacturing the same

    公开(公告)号:US11522082B2

    公开(公告)日:2022-12-06

    申请号:US17001979

    申请日:2020-08-25

    IPC分类号: H01L29/78 H01L29/40 H01L29/51

    摘要: Provided are an electronic device and a method of manufacturing the same. The electronic device includes a ferroelectric crystallization layer between a substrate and a gate electrode and a crystallization prevention layer between the substrate and the ferroelectric crystallization layer. The ferroelectric crystallization layer is at least partially crystallized and includes a dielectric material having ferroelectricity or anti-ferroelectricity. Also, the crystallization prevention layer prevents crystallization in the ferroelectric crystallization layer from being spread toward the substrate.