Semiconductor Devices Having Power Rails
    1.
    发明申请

    公开(公告)号:US20190123140A1

    公开(公告)日:2019-04-25

    申请号:US16051667

    申请日:2018-08-01

    摘要: A semiconductor device is provided including a substrate, a first gate structure, a first contact plug and a power rail. The substrate includes first and second cell regions extending in a first direction, and a power rail region connected to each of opposite ends of the first and second cell regions in a second direction. The first gate structure extends in the second direction from a boundary area between the first and second cell regions to the power rail region. The first contact plug is formed on the power rail region, and contacts an upper surface of the first gate structure. The power rail extends in the first direction on the power rail region, and is electrically connected to the first contact plug. The power rail supplies a turn-off signal to the first gate structure through the first contact plug to electrically insulate the first and second cell regions.

    SEMICONDUCTOR DEVICE
    2.
    发明公开

    公开(公告)号:US20240063259A1

    公开(公告)日:2024-02-22

    申请号:US18499436

    申请日:2023-11-01

    摘要: A semiconductor device is provided. The semiconductor device comprising a first fin pattern and a second fin pattern which are separated by a first isolation trench and extend in a first direction, a third fin pattern which is spaced apart from the first fin pattern in a second direction intersecting the first direction and extends in the first direction, a fourth fin pattern which is separated from the third fin pattern by a second isolation trench, a first gate structure which intersects the first fin pattern and has a portion extending along an upper surface of the first fin pattern, a second gate structure which intersects the second fin pattern and has a portion extending along an upper surface of the second fin pattern and a first element isolation structure which fills the second isolation trench and faces a short side of the first gate structure.

    MEMORY DEVICE AND METHOD OF CONTROLLING REFRESH OPERATION IN MEMORY DEVICE
    3.
    发明申请
    MEMORY DEVICE AND METHOD OF CONTROLLING REFRESH OPERATION IN MEMORY DEVICE 有权
    存储器件的控制和存储器件中的刷新操作的方法

    公开(公告)号:US20140269134A1

    公开(公告)日:2014-09-18

    申请号:US14197437

    申请日:2014-03-05

    摘要: A method of controlling a refresh operation for a memory device is disclosed. The method includes storing a first row address corresponding to a first row of a memory cell array, storing one or more second row addresses corresponding to one or more second rows of the memory cell array, the one or more second row addresses corresponding to the first row address, sequentially generating row addresses as a refresh row address during a first refresh interval, for each generated row address, when a generated row address identical to one of the one or more second row addresses is detected, stopping the generation of row addresses and sequentially outputting the one second row address and the first row address as the refresh row address, restarting the generation of the row addresses as the refresh row address after outputting the one second row address and the first row address.

    摘要翻译: 公开了一种控制存储器件刷新操作的方法。 该方法包括存储对应于存储单元阵列的第一行的第一行地址,存储对应于存储单元阵列的一个或多个第二行的一个或多个第二行地址,对应于第一行地址的第一行地址 行地址,当检测到与所述一个或多个第二行地址中的一个相同的生成行地址时,针对每个生成的行地址,在第一刷新间隔期间顺序地生成行地址作为刷新行地址,停止生成行地址, 顺序地输出一个第二行地址和第一行地址作为刷新行地址,在输出一个第二行地址和第一行地址之后重新开始生成行地址作为刷新行地址。

    SEMICONDUCTOR DEVICE
    4.
    发明申请

    公开(公告)号:US20220077284A1

    公开(公告)日:2022-03-10

    申请号:US17526840

    申请日:2021-11-15

    摘要: A semiconductor device is provided. The semiconductor device comprising a first fin pattern and a second fin pattern which are separated by a first isolation trench and extend in a first direction, a third fin pattern which is spaced apart from the first fin pattern in a second direction intersecting the first direction and extends in the first direction, a fourth fin pattern which is separated from the third fin pattern by a second isolation trench, a first gate structure which intersects the first fin pattern and has a portion extending along an upper surface of the first fin pattern, a second gate structure which intersects the second fin pattern and has a portion extending along an upper surface of the second fin pattern and a first element isolation structure which fills the second isolation trench and faces a short side of the first gate structure.

    SEMICONDUCTOR DEVICE HAVING HIGH-K GATE INSULATION FILMS AND FABRICATING METHOD THEREOF
    5.
    发明申请
    SEMICONDUCTOR DEVICE HAVING HIGH-K GATE INSULATION FILMS AND FABRICATING METHOD THEREOF 审中-公开
    具有高K栅绝缘膜的半导体器件及其制造方法

    公开(公告)号:US20150325670A1

    公开(公告)日:2015-11-12

    申请号:US14728018

    申请日:2015-06-02

    IPC分类号: H01L29/51 H01L21/28 H01L29/49

    摘要: A semiconductor device having high-k gate insulation films and a method of fabricating the semiconductor device are provided. The semiconductor device includes a first gate insulation film on a substrate and the first gate insulation film includes a material selected from the group consisting of HfO2, ZrO2, Ta2O5, TiO2, SrTiO3 and (Ba,Sr)TiO3, and lanthanum (La). Additionally, the semiconductor device includes a first barrier film on the first gate insulation film, a first gate electrode on the first barrier film, and n-type source/drain regions in the substrate at both sides of the first gate electrode.

    摘要翻译: 提供了具有高k栅极绝缘膜的半导体器件和制造半导体器件的方法。 半导体器件包括在衬底上的第一栅极绝缘膜,第一栅极绝缘膜包括选自HfO 2,ZrO 2,Ta 2 O 5,TiO 2,SrTiO 3和(Ba,Sr)TiO 3和镧(La)的材料。 此外,半导体器件包括第一栅极绝缘膜上的第一阻挡膜,第一阻挡膜上的第一栅极电极和第一栅电极两侧的基板中的n型源极/漏极区域。

    SEMICONDUCTOR DEVICE
    6.
    发明申请

    公开(公告)号:US20190386099A1

    公开(公告)日:2019-12-19

    申请号:US16214659

    申请日:2018-12-10

    摘要: A semiconductor device is provided. The semiconductor device comprising a first fin pattern and a second fin pattern which are separated by a first isolation trench and extend in a first direction, a third fin pattern which is spaced apart from the first fin pattern in a second direction intersecting the first direction and extends in the first direction, a fourth fin pattern which is separated from the third fin pattern by a second isolation trench, a first gate structure which intersects the first fin pattern and has a portion extending along an upper surface of the first fin pattern, a second gate structure which intersects the second fin pattern and has a portion extending along an upper surface of the second fin pattern and a first element isolation structure which fills the second isolation trench and faces a short side of the first gate structure.