-
公开(公告)号：US11957017B2
公开(公告)日：2024-04-09
申请号：US17765601
申请日：2019-10-03
发明人： Takayuki Nishiyama
IPC分类号： H10K59/131 , G09G3/20 , G09G3/3233 , H01L21/768 , H01L23/48 , H01L23/522 , H01L29/66 , H01L29/786 , H10K59/121 , H10K59/35
CPC分类号： H10K59/131 , G09G3/3233 , G09G3/2003 , G09G2300/0426 , G09G2300/0819 , G09G2300/0842 , G09G2320/0223 , H01L21/76805 , H01L23/481 , H01L23/5226 , H01L29/66484 , H01L29/78645 , H01L2924/13085 , H10K59/1213 , H10K59/35 , H10K59/351
摘要： A display device includes, in a display area: scan control lines and data signal lines intersecting with each other; subpixels each including a subpixel circuit provided at an intersection of the scan control lines and the data signal lines; and light-emitting elements, one for each of the subpixels. The subpixel circuit includes a drive transistor, a write transistor, and a capacitor that retains a data signal. The write transistor includes a conduction terminal connected to an associated one of the data signal lines, another conduction terminal connected to a first gate terminal of the drive transistor, and a control terminal connected to an associated one of the scan control lines. Each of the light-emitting elements includes a first element electrode, a light-emitting layer, and a second element electrode, the first element electrode being connected to a conduction terminal of the drive transistor. The drive transistor includes a second gate terminal connected to the second element electrode via a contact hole.
-
公开(公告)号：US11521547B2
公开(公告)日：2022-12-06
申请号：US16982528
申请日：2018-03-27
发明人： Takayuki Nishiyama
IPC分类号： G09G3/3233 , G09G3/3266 , G09G3/3291
摘要： A display device includes a display element emitting a light by a current flowing, a drive transistor controlling the current flowing through the display element, and a diode connection transistor connected to a source side of the drive transistor, and a constant potential is input to a back gate of the drive transistor.
-
公开(公告)号：US11699392B2
公开(公告)日：2023-07-11
申请号：US17041434
申请日：2018-03-27
发明人： Takayuki Nishiyama
IPC分类号： G09G3/3233
CPC分类号： G09G3/3233 , G09G2310/027 , G09G2310/061
摘要： A display device includes a display element emitting a light by a current flowing, a drive transistor configured to control the current flowing through the display element, and a plurality of diode connection transistors connected in series to a source side of the drive transistor, and a source of any on the drive transistor or the plurality of diode connection transistors is connected to a back gate of the drive transistor.
-
公开(公告)号：US09798339B2
公开(公告)日：2017-10-24
申请号：US14438941
申请日：2013-10-30
发明人： Kohei Tanaka , Hidefumi Yoshida , Takeshi Noma , Ryo Yonebayashi , Takayuki Nishiyama , Mitsuhiro Murata , Yosuke Iwata
IPC分类号： G09G5/00 , G05F1/46 , G02F1/1368 , G02F1/1362 , H03K17/042 , H03K17/16 , H03K17/687 , G09G3/36 , G02F1/1333 , G02F1/1335 , G02F1/1345 , H01L27/12 , H01L27/32
CPC分类号： G05F1/467 , G02F1/133308 , G02F1/133514 , G02F1/13454 , G02F1/136213 , G02F1/136227 , G02F1/136286 , G02F1/1368 , G02F2201/123 , G09G3/3677 , G09G2300/0408 , G09G2300/0426 , G09G2310/0251 , G09G2310/0281 , G09G2310/0286 , G09G2320/0223 , H01L27/124 , H01L27/1255 , H01L27/3272 , H03K17/04206 , H03K17/165 , H03K17/687
摘要： A technique is provided that reduces dullness of a potential provided to a line such as gate line on an active-matrix substrate to enable driving the line at high speed and, at the same time, reduces the size of the picture frame region. On an active-matrix substrate (20a) are provided gate lines (13G) and source lines. On the active-matrix substrate (20a) are further provided: gate drivers (11) each including a plurality of switching elements, at least one of which is located in a pixel region, for supplying a scan signal to a gate line (13G); and lines (15L1) each for supplying a control signal to the associated gate driver (11). A control signal is supplied by a display control circuit (4) located outside the display region to the gate drivers (11) via the lines (15L1). In response to a control signal supplied, each gate driver (11) drives the gate line (13G) to which it is connected.
-
公开(公告)号：US10809581B2
公开(公告)日：2020-10-20
申请号：US15528508
申请日：2015-11-20
IPC分类号： G02F1/1345 , G09G3/36 , G02F1/1368 , G02F1/1343 , G02F1/1362
摘要： Provided is an active matrix substrate 20a in which either a plurality of source lines (data lines) 15S or a plurality of gate lines 13G, as constituent elements of the active matrix substrate 20a, are vertical lines extending in the longitudinal direction, and the other are horizontal lines. Among a plurality of pixel control elements 16T that are provided in correspondence to a plurality of pixels and are connected with the data line 15S and the gate lines 13G so as to control display of the corresponding pixels, respectively, a part of the pixel control elements 16T connected with one same horizontal line are arranged on one side with respect to the respective vertical lines to which the pixel control elements are connected, the side being different from a side on which the other pixel control elements connected with the same horizontal line are arranged. Among a plurality of switching elements 18 as constituent elements of a gate driver (driving circuit) 11, at least a part of the switching elements 18 are respectively arranged in areas between adjacent ones of the vertical lines, in each of which areas a distance between adjacent ones of the pixel control elements 16T is wider than a distance between other adjacent ones of the pixel control elements 16T.
-
公开(公告)号：US10720116B2
公开(公告)日：2020-07-21
申请号：US16495458
申请日：2018-03-27
IPC分类号： G09G3/20 , G09G3/36 , G02F1/1335
摘要： The invention provides a technique inhibiting luminance unevenness among pixels. An active matrix substrate has a plurality of pixel electrodes PXB each connected to a corresponding one of gate lines 13 and a corresponding one of source lines 15. The active matrix substrate includes a common electrode 14 facing each of the pixel electrodes PXB, and an auxiliary line 17 connected to the common electrode 14. The active matrix substrate further includes a plurality of drive circuits disposed in part of a display region and each configured to drive a corresponding one of the gate lines 13. The drive circuits are each connected to a control line provided for supply of a drive signal. The drive signal has first potential and second potential lower than the first potential alternately at constant cycles. The control line has a line portion 161 extending substantially in parallel with the gate lines 13. Between the line portion 161 and a capacitance forming region r where each of the pixel electrodes PXB connected to gate lines 13(n) and 13(n+2) switched into an unselected state during potential decrease of the line portion 161 forms capacitance between the pixel electrode PXB and the common electrode 14, the auxiliary line 17 is connected with the common electrode 14.
-
公开(公告)号：US10365674B2
公开(公告)日：2019-07-30
申请号：US15710961
申请日：2017-09-21
发明人： Kohei Tanaka , Hidefumi Yoshida , Takeshi Noma , Ryo Yonebayashi , Takayuki Nishiyama , Mitsuhiro Murata , Yosuke Iwata
IPC分类号： G09G3/30 , G05F1/46 , G02F1/1368 , G02F1/1362 , H03K17/042 , H03K17/16 , H03K17/687 , G09G3/36 , G02F1/1333 , G02F1/1335 , G02F1/1345 , H01L27/12 , H01L27/32
摘要： A technique is provided that reduces dullness of a potential provided to a line such as gate line on an active-matrix substrate to enable driving the line at high speed and, at the same time, reduces the size of the picture frame region. On an active-matrix substrate (20a) are provided gate lines (13G) and source lines. On the active-matrix substrate (20a) are further provided: gate drivers (11) each including a plurality of switching elements, at least one of which is located in a pixel region, for supplying a scan signal to a gate line (13G); and lines (15L1) each for supplying a control signal to the associated gate driver (11). A control signal is supplied by a display control circuit (4) located outside the display region to the gate drivers (11) via the lines (15L1). In response to a control signal supplied, each gate driver (11) drives the gate line (13G) to which it is connected.
-
公开(公告)号：US10191344B2
公开(公告)日：2019-01-29
申请号：US15528498
申请日：2015-11-19
IPC分类号： G09G3/36 , G02F1/1362 , G02F1/1368 , G09F9/00 , G09F9/30 , G02F1/1345 , G11C19/28
摘要： Provided is an active matrix substrate that includes gate lines (13G), source lines, pixel switching elements, a plurality of gate line driving circuits (11) that control potentials of the gate lines, in the display region, and control signal lines (15L1) that supply a control signal to the gate line driving circuits (11). Each of the gate line driving circuits (11) includes driving switching elements and a capacitor. At least part of the driving switching elements and the capacitor are arranged at positions closer to, not the gate line (13G) corresponding to the gate line driving circuit (11), but another gate line (13G).
-
公开(公告)号：US10121440B2
公开(公告)日：2018-11-06
申请号：US15307049
申请日：2015-04-27
IPC分类号： G09G3/36 , G02F1/1362 , G02F1/1368 , G09G3/20 , G02F1/1343
摘要： Provided is a display device causing less noise on a signal. A display device (10) includes a plurality of signal lines (SL), a plurality of gate lines (GL), and a driving unit. The plurality of gate lines crosses the plurality of signal lines. The driving unit is connected to the plurality of gate lines and controls a potential of each of the gate lines. The driving unit includes a plurality of gate drivers (11) and a plurality of lines. The gate drivers are disposed in a display region, and at least one of the gate drivers is connected to each of the gate lines. The lines are each provided with a potential for operation of one of the gate drivers. Each of the lines crosses one of the signal lines. The plurality of lines includes a first line (17A) and a second line (17B). The driving unit switches a potential of the first line at predetermined timing. The driving unit switches a potential of the second line into a direction opposite to a direction of the switched potential of the first line upon switching the potential of the first line.
-
公开(公告)号：US10036909B2
公开(公告)日：2018-07-31
申请号：US15550816
申请日：2016-03-03
发明人： Kohhei Tanaka , Tomohiro Kimura , Masahiro Mitani , Takayuki Nishiyama , Hisashi Watanabe , Youhei Nakanishi , Ryuzo Yuki , Masayuki Kanehiro , Seiichi Uchida , Toshihiro Yanagi
IPC分类号： G02F1/1333 , G02F1/1362 , F21V8/00 , G02F1/1339 , G02F1/1341 , G09G3/36
CPC分类号： G02F1/133308 , G02B6/005 , G02B6/0068 , G02B6/009 , G02F1/1333 , G02F1/1339 , G02F1/1341 , G02F1/134309 , G02F1/1345 , G02F1/136286 , G02F2201/56 , G09G3/3648 , G09G3/3677 , G09G2300/0408 , G09G2300/0426 , G09G2320/0233 , G09G2380/02
摘要： A liquid crystal display device (a display device) includes a liquid crystal panel (a display panel) having an outer peripheral edge portion having a substantially circular shape and including linear edge portions that are linear at a part of the outer peripheral edge portion, and flexible printed circuit boards (mounting components) mounted in an outer portion of the liquid crystal display panel to match arrangement of the linear edge portions in a circumferential direction.
-
-
-
-
-
-
-
-
-
搜索结果
28 条记录 (耗时 0.022 秒)
