-
公开(公告)号：US10243573B1
公开(公告)日：2019-03-26
申请号：US15959332
申请日：2018-04-23
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor： Jagdish Chand Goyal , Peeyoosh Mirajkar , Shankaranarayana Karantha , Ashwin Ravisankar , Srikanth Manian , Srinivas Theertham
Abstract: Frequency synthesis is based on phase synchronizing PLL output across REFERENCE and VCO clock domains (including outputs for multiple PLLs), based on an input (REF-Domain) SYNC signal (phase timing reference). A frequency synthesizer includes a VCO to generate VCO_clk and a PLL output circuit, such as a channel divider, to generate PLL_OUT based on VCO_clk (in the VCO-Domain). The VCO loop includes a PD to phase compare an input PD_clock based on REF_CLK, and a VCO feedback signal based on divided VCO_clk (NDIV_out). SYNC alignment circuitry generates a SYNC alignment signal based on SYNC, PD_clk, and NDIV_out (REF-Domain), which is used to synchronize the PLL output circuit and PLL_OUT to SYNC. If a reference divider generates PD_clk, the SYNC alignment circuitry generates a reset to SYNC-align the reference divider. If the VCO loop uses fractional divide, the SYNC alignment circuitry resets the fractional modulator to a known sequence.
-
公开(公告)号：US20170187515A1
公开(公告)日：2017-06-29
申请号：US15388407
申请日：2016-12-22
Applicant: Texas Instruments Incorporated
Inventor： Yogesh Darwhekar , Srikanth Manian , Srinivas Theertham , Jagdish Chand Goyal , Robert Karl Butler
CPC classification number: H04L27/261 , H03L7/099 , H03L7/1976
Abstract: The disclosure provides a frequency synthesizer. It includes a PFD that generates an up signal and a down signal in response to a reference signal and a feedback signal. A charge pump generates a control voltage in response to the up signal and the down signal. A low pass filter generates a filtered voltage in response to the control voltage. An oscillator circuit generates an output signal in response to the filtered voltage. A feedback divider is coupled between the oscillator circuit and the PFD, and divides the output signal by a first integer divider to generate the feedback signal. A sigma delta modulator (SDM) generates a second integer divider in response to the feedback signal, the reference signal, the output signal and the first integer divider. A digital filter is coupled between the SDM and the feedback divider, and filters quantization noise associated with the SDM.
-
公开(公告)号：US11509266B2
公开(公告)日：2022-11-22
申请号：US17493922
申请日：2021-10-05
Applicant: Texas Instruments Incorporated
Inventor： Srinivas Theertham , Srikanth Manian , Uday Kiran Meda
Abstract: A system includes a data path and a phase-locked loop (PLL) coupled to the data path. The system also includes a voltage-controlled oscillator (VCO) coupled to the PLL. The VCO includes an LC circuit with first and second differential output terminals. The VCO also includes a first resistor coupled between the first differential output terminal and drain terminals of a first pair of complementary metal-oxide semiconductor (CMOS) transistors. The VCO also includes a second resistor coupled between the second differential output terminal and drain terminals of a second pair of CMOS transistors.
-
公开(公告)号：US11290118B2
公开(公告)日：2022-03-29
申请号：US17128791
申请日：2020-12-21
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor： Srinivas Theertham , Jagdish Chand , Yogesh Darwhekar , Subhashish Mukherjee , Jayawardan Janardhanan , Uday Kiran Meda , Arpan Sureshbhai Thakkar , Apoorva Bhatia , Pranav Kumar
Abstract: A frequency synthesizer includes a phase-locked loop (PLL). The PLL includes a first voltage-controlled oscillator (VCO) and a second VCO, each comprising an oscillator, a capacitor bank, and a bias circuit. The capacitor bank is configured to selectably adjust an output frequency of the oscillator. The bias circuit is configured to provide a bias current to the oscillator, and includes a current digital-to-analog converter (IDAC), and an amplifier coupled to the IDAC and configured to drive the oscillator.
-
公开(公告)号：US20240288893A1
公开(公告)日：2024-08-29
申请号：US18228563
申请日：2023-07-31
Applicant: Texas Instruments Incorporated
Inventor： Trilok Kamagond , Sumantra Seth , Srinivas Theertham
Abstract: Methods, apparatus, systems, and articles of manufacture are described corresponding to a voltage regulator with frequency compensation. An example circuit includes a gain stage having a first input terminal, a second input terminal, and an output terminal; a transistor having a first current terminal, a second current terminal, and a control terminal, the first current terminal of the transistor coupled to a supply voltage terminal, the second current terminal of the transistor structured to be coupled to the second input terminal of the gain stage, and the control terminal of the transistor coupled to the output terminal of the gain stage; and regulator compensation circuitry having a first terminal and a second terminal, the first terminal of the regulator compensation circuitry coupled to the output terminal of the first gain stage, the second terminal of the regulator compensation circuitry coupled to the second input terminal of the gain stage.
-
Patent Agency Ranking
公开(公告)号：US11171601B1
公开(公告)日：2021-11-09
申请号：US16942230
申请日：2020-07-29
Applicant: Texas Instruments Incorporated
Inventor： Srinivas Theertham , Srikanth Manian , Uday Kiran Meda
Abstract: A system includes a data path and a phase-locked loop (PLL) coupled to the data path. The system also includes a voltage-controlled oscillator (VCO) coupled to the PLL. The VCO includes an LC circuit with first and second differential output terminals. The VCO also includes a first resistor coupled between the first differential output terminal and drain terminals of a first pair of complementary metal-oxide semiconductor (CMOS) transistors. The VCO also includes a second resistor coupled between the second differential output terminal and drain terminals of a second pair of CMOS transistors.
-
公开(公告)号：US10250248B2
公开(公告)日：2019-04-02
申请号：US16057979
申请日：2018-08-08
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor： Srikanth Manian , Srinivas Theertham , Jagdish Chand , Dinesh Jain
Abstract: In some embodiments, an apparatus comprises a device clock configured to generate a device clock signal a synchronization (SYSREF) clock generation circuit configured to receive the device clock signal from the device clock. The SYSREF clock generating circuit comprises a SYSREF divider configured to generate a SYSREF clock at least partially according to the device clock signal, an interpolator configured to generate a shifted clock at least partially according to the device clock signal, and a latch coupled to the SYSREF divider and the interpolator and configured to sample the SYSREF clock at a rising edge of the shifted clock.
-
公开(公告)号：US20180351541A1
公开(公告)日：2018-12-06
申请号：US16057979
申请日：2018-08-08
Applicant: Texas Instruments Incorporated
Inventor： Srikanth Manian , Srinivas Theertham , Jagdish Chand , Dinesh Jain
CPC classification number: H03K5/26 , H03K5/135 , H03K5/1502 , H03L7/07 , H03L7/0805 , H03L7/081 , H03L7/18
Abstract: In some embodiments, an apparatus comprises a device clock configured to generate a device clock signal a synchronization (SYSREF) clock generation circuit configured to receive the device clock signal from the device clock. The SYSREF clock generating circuit comprises a SYSREF divider configured to generate a SYSREF clock at least partially according to the device clock signal, an interpolator configured to generate a shifted clock at least partially according to the device clock signal, and a latch coupled to the SYSREF divider and the interpolator and configured to sample the SYSREF clock at a rising edge of the shifted clock.
-
公开(公告)号：US10075156B2
公开(公告)日：2018-09-11
申请号：US15673166
申请日：2017-08-09
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor： Srikanth Manian , Srinivas Theertham , Jagdish Chand , Dinesh Jain
CPC classification number: H03K5/26 , H03K5/135 , H03K5/1502 , H03L7/07 , H03L7/0805 , H03L7/081 , H03L7/18
Abstract: In some embodiments, an apparatus comprises a device clock configured to generate a device clock signal a synchronization (SYSREF) clock generation circuit configured to receive the device clock signal from the device clock. The SYSREF clock generating circuit comprises a SYSREF divider configured to generate a SYSREF clock at least partially according to the device clock signal, an interpolator configured to generate a shifted clock at least partially according to the device clock signal, and a latch coupled to the SYSREF divider and the interpolator and configured to sample the SYSREF clock at a rising edge of the shifted clock.
-
公开(公告)号：US09954705B2
公开(公告)日：2018-04-24
申请号：US15388407
申请日：2016-12-22
Applicant: Texas Instruments Incorporated
Inventor： Yogesh Darwhekar , Srikanth Manian , Srinivas Theertham , Jagdish Chand Goyal , Robert Karl Butler
CPC classification number: H04L27/261 , H03L7/099 , H03L7/1976
Abstract: The disclosure provides a frequency synthesizer. It includes a PFD that generates an up signal and a down signal in response to a reference signal and a feedback signal. A charge pump generates a control voltage in response to the up signal and the down signal. A low pass filter generates a filtered voltage in response to the control voltage. An oscillator circuit generates an output signal in response to the filtered voltage. A feedback divider is coupled between the oscillator circuit and the PFD, and divides the output signal by a first integer divider to generate the feedback signal. A sigma delta modulator (SDM) generates a second integer divider in response to the feedback signal, the reference signal, the output signal and the first integer divider. A digital filter is coupled between the SDM and the feedback divider, and filters quantization noise associated with the SDM.
-
-
-
-
-
-
-
-
-
Search Results
10
records
(took 0.016 seconds)
