Semiconductor memory device and manufacturing method for the same
    3.
    发明授权
    Semiconductor memory device and manufacturing method for the same 有权
    半导体存储器件及其制造方法

    公开(公告)号:US07315059B2

    公开(公告)日:2008-01-01

    申请号:US10854555

    申请日:2004-05-25

    IPC分类号: H01L29/792

    CPC分类号: H01L27/11556 H01L27/115

    摘要: The present invention provides a semiconductor memory device having one or more protruding semiconductor layers formed on a semiconductor substrate of a first conductivity type and a plurality of memory cells on surfaces of the protruding semiconductor layers, wherein each of the memory cells is formed of a charge storage layer, a control gate and an impurity diffusion layer of a second conductivity type which is formed in a portion of the protruding semiconductor layer and the plurality of memory cells is aligned to at least a predetermined direction, and the control gates of the plurality of memory cells is aligned to the predetermined direction are placed so as to be separated from each other.

    摘要翻译: 本发明提供了一种半导体存储器件,其具有在突出的半导体层的表面上形成在第一导电类型的半导体衬底上的多个突出半导体层和多个存储单元,其中每个存储单元由电荷形成 存储层,控制栅极和第二导电类型的杂质扩散层形成在突出半导体层和多个存储单元的一部分中,至少沿预定方向排列,并且多个栅极的控制栅极 将存储单元与预定方向对准地被放置成彼此分离。

    Non-volatile semiconductor memory and method of manufacturing the same
    10.
    发明授权
    Non-volatile semiconductor memory and method of manufacturing the same 失效
    非易失性半导体存储器及其制造方法

    公开(公告)号:US5824583A

    公开(公告)日:1998-10-20

    申请号:US949819

    申请日:1997-10-14

    摘要: The present invention relates to a non-volatile semiconductor memory having non-volatile memory cells capable of electrically erasing and writing data. Each memory cell has a floating gate formed on the surface of the semiconductor substrate above the channel region, and a control gate. The floating gate partially covers the channel region. Each memory cell is thereby constructed of a parallel connection of a floating gate transistor and an enhancement type transistor. The floating gate transistor is displaced in one of the widthwise directions of the channel region, or partially covers only the central portion of the channel region in the widthwise direction thereof. A plurality of memory cells are connected in series to constitute a basic block. Adjacent basic blocks are separated by an enhancement type MOS transistor. In this memory, a memory cell (floating gate) and an enhancement type MOS transistor (gate) are formed in self alignment with each other using the same mask. In addition, in this memory, a control gate and a floating gate are formed in self alignment with each other using the same mask.

    摘要翻译: 本发明涉及具有能够电擦除和写入数据的非易失性存储单元的非易失性半导体存储器。 每个存储单元具有形成在沟道区域上方的半导体衬底的表面上的浮置栅极和控制栅极。 浮动栅极部分地覆盖沟道区域。 因此,每个存储单元由浮栅晶体管和增强型晶体管的并联连接构成。 浮栅晶体管在沟道区域的宽度方向中的一个方向上位移,或部分仅覆盖沟道区域的宽度方向的中心部分。 多个存储单元串联连接以构成基本块。 相邻的基本块由增强型MOS晶体管分开。 在该存储器中,使用相同的掩模,以彼此对准的方式形成存储单元(浮置栅极)和增强型MOS晶体管(栅极)。 此外,在该存储器中,使用相同的掩模,以彼此对准的方式形成控制栅极和浮动栅极。