中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

1334 records (took 0.025 seconds)

    Optimized data layout for object store system
    1.
    发明授权
    Optimized data layout for object store system 有权

    公开(公告)号：US10289326B2

    公开(公告)日：2019-05-14

    申请号：US14853741

    申请日：2015-09-14

    Applicant: HGST Netherlands B.V.

    Inventor： Paul Frederick Dunn ,  Randall Lee Hess

    IPC: G06F12/00 ,  G06F3/06

    Abstract: The present disclosure relates to systems and methods of an optimized data layout in an erasure coded storage system. The system may be realized as a deterministic layout of storage devices in an erasure coded storage system. The system implements a method for writing pieces of a data object across storage devices of a specified write set included an erasure coded storage subsystem. The system further implements a method for reading a subset of pieces of a data object from an active read subset of storage devices in a read set included in the erasure coded storage subsystem and restoring the data object from the subset of pieces. The system may further include operating an inactive read subset of storage devices in a read set in a low power mode.

    Non-volatile memory with adjustable cell bit shape
    2.
    发明授权
    Non-volatile memory with adjustable cell bit shape 有权

    公开(公告)号：US10229737B2

    公开(公告)日：2019-03-12

    申请号：US15280110

    申请日：2016-09-29

    Applicant: HGST Netherlands B.V.

    Inventor： Luiz M. Franca-Neto ,  Kurt Allan Rubin

    IPC: G11C11/00 ,  G11C11/34 ,  G11C13/00 ,  G11C11/56

    Abstract: Embodiments of the present disclosure generally relate to non-volatile memory and, in particular, non-volatile memory with adjustable cell bit shapes. In one embodiment, an adjustable memory cell is provided. The memory cell generally includes a gate electrode, at least one recording layer and a channel layer. The channel layer generally is capable of supporting a depletion region and is disposed between the gate electrode and the at least one recording layer. In this embodiment, upon activating the gate, the channel layer may be depleted and current initially flowing through the channel may be steered through the at least one recording layer.

    Hardware efficient fingerprinting
    3.
    发明授权
    Hardware efficient fingerprinting 有权

    公开(公告)号：US10078646B2

    公开(公告)日：2018-09-18

    申请号：US14835622

    申请日：2015-08-25

    Applicant: HGST Netherlands B.V.

    Inventor： Zvonimir Bandic ,  Cyril Guyot ,  Dongyang Li ,  Ashwin Narasimha ,  Qingbo Wang ,  Ken Yang

    IPC: G06F17/30 ,  H03M7/30

    CPC classification number: G06F16/215 ,  G06F16/2365 ,  H03M7/3091 ,  H03M7/3093 ,  H03M7/6029

    Abstract: An approach for fingerprinting large data objects at the wire speed has been disclosed. The techniques include Fresh/Shift pipelining, split Fresh, optimization, online channel sampling, and pipelined selection. The architecture can also be replicated to work in parallel for higher system throughput. Fingerprinting may provide an efficient mechanism for identifying duplication in a data stream, and deduplication based on the identified fingerprints may provide reduced storage costs, reduced network bandwidth consumption, reduced processing time and other benefits. In some embodiments, fingerprinting may be used to ensure or verify data integrity and may facilitate detection of corruption or tampering. An efficient manner of generating fingerprints (either via hardware, software, or a combination) may reduce a computation load and/or time required to generate fingerprints.

    Stackable sleds for storing electronic devices
    4.
    发明授权
    Stackable sleds for storing electronic devices 有权

    公开(公告)号：US09861011B1

    公开(公告)日：2018-01-02

    申请号：US15189921

    申请日：2016-06-22

    Applicant: HGST Netherlands B.V.

    Inventor： Hussam Zebian ,  Thomas Albrecht

    IPC: H05K7/20 ,  H05K7/14 ,  G06F1/20 ,  H05K5/03

    CPC classification number: H05K7/20736 ,  G06F1/187 ,  G06F1/20 ,  G11B33/128 ,  G11B33/142 ,  H05K5/03 ,  H05K7/1488

    Abstract: Described herein is a first system that includes sleds each having sidewalls, a mounting plate, and a first cover. The first cover is movable relative to the sidewalls between a closed position and an open position. The first cover includes at least one first opening. The system additionally includes at least one data storage device fixed to each mounting plate. A first air gap is defined between the at least one data storage device and the mounting plate, and a second air gap is defined between the at least one data storage device and the at least one first opening of the first cover. The sleds are stacked together such that the first covers of adjacent sleds are directly adjacent each other, and the at least one first opening of the first cover of one sled at least partially overlaps the at least one first opening of an adjacent sled.

    METHOD TO FABRICATE DISCREET VERTICAL TRANSISTORS
    5.
    发明申请
    METHOD TO FABRICATE DISCREET VERTICAL TRANSISTORS 审中-公开

    公开(公告)号：US20170279043A1

    公开(公告)日：2017-09-28

    申请号：US15080477

    申请日：2016-03-24

    Applicant: HGST Netherlands B.V.

    Inventor： Mac D. APODACA ,  Daniel Robert SHEPARD

    IPC: H01L45/00 ,  H01L43/12 ,  H01L43/02 ,  H01L27/24

    CPC classification number: H01L27/2454 ,  G11C11/1659 ,  G11C2213/74 ,  H01L27/228

    Abstract: The present disclosure generally relates to the fabrication of metal-oxide-semiconductor (MOS) select transistors in a vertical orientation such that the transistor pair fits within the footprint of a 4F2 memory cell. The present disclosure further relates to the simultaneous fabrication of a vertical stack of transistors in which each transistor is distinct, as opposed to being serially connected in a NAND-like string. An initial stack of materials is built to include silicon layers to act as source and drain regions as well as to serve as epitaxial growth seed points. As such, the transistor disclosed may be utilized in conjunction with memory elements such as Phase Change, Resistive, or Magnetic RAM memory within array designs, among others.

    ACKNOWLEDGEMENT-LESS CANARY-BASED COMPLETION PROTOCOL
    7.
    发明申请
    ACKNOWLEDGEMENT-LESS CANARY-BASED COMPLETION PROTOCOL 审中-公开

    公开(公告)号：US20170242821A1

    公开(公告)日：2017-08-24

    申请号：US15049657

    申请日：2016-02-22

    Applicant: HGST Netherlands B.V.

    Inventor： Martin LUEKER-BODEN ,  Dejan VUCINIC

    IPC: G06F15/167 ,  H04L29/08

    CPC classification number: G06F15/17 ,  G06F3/0613 ,  G06F5/10 ,  G06F15/167 ,  H04L67/1097 ,  H04L69/03

    Abstract: A method and system for performing operations in a canary-based communication protocol; specifically, an acknowledgment-less scheme to reduce completion latency and increase effective bandwidth utilization on a computer expansion bus is disclosed. In one embodiment, a host selects a canary to represent whether a data stream of unknown content has been received. The host sends the canary to the target over a communication protocol and then marks a portion of a memory buffer with the same canary. Since the data may be unknown, the canary chosen could be the same value as the data. As such, when processing a request and transmitting data back to the host, the target can do real-time detection to determine whether a canary collision will occur. If a collision does occur, the target can remedy the collision without the need to time out and retry the operation.

    HARD DISK DRIVE WITH A VIBRATION ISOLATION FRAME
    10.
    发明申请
    HARD DISK DRIVE WITH A VIBRATION ISOLATION FRAME 有权

    公开(公告)号：US20170168527A1

    公开(公告)日：2017-06-15

    申请号：US14967667

    申请日：2015-12-14

    Applicant: HGST Netherlands B.V.

    Inventor： Takehiko EGUCHI ,  Kenji TOMIDA ,  TOSHIHISA OKAZAKI

    IPC: G06F1/18

    CPC classification number: G06F1/182 ,  G06F1/187

    Abstract: Embodiments disclosed herein generally relate to a hard disk drive system with improved isolation from operational vibration. More particularly, embodiments disclosed herein provide a hard disk drive system with a vibration isolation frame and flexible connection without deviation from standard form factor. The standard form factor is the form factor of the hard disk drive with the base plate, but without the isolation frame. The hard disk drive with the isolation frame has the same form factor as the hard disk drive without the isolation frame, but with the base plate. Examples of form factors that may be utilized include the form factors for 3.5 inch and 2.5 inch hard disk drives. It is to be understood that 3.5 inch and 2.5 inch form factors are simply examples. Other size form factors are contemplated as well.

Patent Agency Ranking