DATA PROCESSING APPARATUS AND METHOD
    8.
    发明申请
    DATA PROCESSING APPARATUS AND METHOD 有权
    数据处理装置和方法

    公开(公告)号:US20150304147A1

    公开(公告)日:2015-10-22

    申请号:US14788176

    申请日:2015-06-30

    申请人: SONY CORPORATION

    IPC分类号: H04L27/26 H04L5/00

    摘要: A data processing apparatus maps input symbols to be communicated onto a predetermined number of sub-carrier signals of an Orthogonal Frequency Division Multiplexed (OFDM) symbol. The data processor includes an interleaver memory which reads-in the predetermined number of data symbols for mapping onto the OFDM sub-carrier signals. The interleaver memory reads-out the data symbols on to the OFDM sub-carriers to effect the mapping, the read-out being in a different order than the read-in, the order being determined from a set of addresses, with the effect that the data symbols are interleaved on to the sub-carrier signals. The set of addresses are generated from an address generator which comprises a linear feedback shift register and a permutation circuit.

    摘要翻译: 数据处理装置将要传送的输入符号映射到正交频分复用(OFDM)符号的预定数量的副载波信号。 数据处理器包括交织器存储器,其读入预定数量的数据符号以映射到OFDM子载波信号上。 交织器存储器将数据符号读出到OFDM子载波上以实现映射,读出的顺序与读入不同,顺序是从一组地址确定的,其效果是 数据符号被交织在子载波信号上。 地址集合由包括线性反馈移位寄存器和置换电路的地址发生器产生。

    Encoding and decoding using constrained interleaving

    公开(公告)号:US09116826B2

    公开(公告)日:2015-08-25

    申请号:US13987517

    申请日:2013-08-02

    IPC分类号: H03M13/00 G06F11/10

    摘要: Serially-concatenated codes are formed in accordance with the present invention using a constrained interleaver. The constrained interleaver cause the minimum distance of the serial concatenated code to increase above the minimum distance of the inner code alone by adding a constraint that forces some or all of the distance of the outer code onto the serially-concatenated code. This allows the serially-concatenated code to be jointly optimized in terms of both minimum distance and error coefficient to provide significant performance advantages. These performance advantages allow a noise margin target to be achieved using simpler component codes and a much shorter interleaver than was needed when using prior art codes such as Turbo codes. Decoders are also provided. Both encoding and decoding complexity can be lowered, and interleavers can be made much shorter, thereby shortening the block lengths needed in receiver elements such as equalizers and other decision-directed loops. Also, other advantages are provided such as the elimination of a error floor present in prior art serially-concatenated codes. That allows the present invention to achieve much higher performance at lower error rates such as are needed in optical communication systems.