摘要:
A dynamic amplifier with a bypass design. An input pair of transistors receives a pair of differential inputs Vip and Vin and further provides first, second and third terminals. A load circuit provides a pair of differential outputs Vop and Von with the load circuit connected at a common mode terminal. In an amplification phase, a driver for amplification is coupled to the first terminal and the load circuit is coupled to the second and third terminals. A bypassing circuit is specifically provided. The bypassing circuit is coupled to the second and third terminals during a bypass period within the amplification phase.
摘要:
In an embodiment, a programmable-gain amplifier includes: two complementary cross-coupled transistor (e.g. MOS) pairs (M n-a , M n-b ; M p-a , M p-b ) mutually coupled with each transistor in one pair (M n-a resp. M n-b ) having a current flow path cascaded with a current flow path of a respective one of the transistors in the other pair (M p-a resp. M p-b ) to provide first (A) and second (B) coupling points between said complementary cross-coupled transistor pairs (M n-a , M n-b ; M p-a , M p-b ); first (C a ) and second (C b ) sampling capacitors set between the first (A) and second (B) coupling points, respectively, and ground; first (10) and second (12) input stages having input terminals for receiving input signals (V in- , V in+ ) for sampling by the first (C a ) and second (C b ) sampling capacitors. Switching means (201 to 206; 301, 302) are provided for: - i) coupling the first (10) and second (12) input stages to the first (C a ) and second (C b ) sampling capacitors, whereby the input signals (V in- , V in+ ) are sampled as sampled signals (V out+ , V out- ) on said first (C a ) and second (C b ) sampling capacitors, and - ii) energizing (V dd ) the complementary cross-coupled transistor pairs (M n-a , M n-b ; M p-a , M p-b ) whereby the signals (V out+ , V out- ) sampled on the first (C a ) and second (C b ) sampling capacitors undergo negative resistance regeneration growing exponentially over time, thereby providing an exponential amplifier gain.
摘要:
An Extremely High Frequency (EHF) dual-mode PA with a power combiner is designed using 40-nm bulk CMOS technology. One of the unit PAs can be switched off for the low power applications. In the design, circuit level optimization and trade-off are performed to ensure the good performance in both modes. The PA achieves a PSAT of 17.4 dBm with 29.3% PAE in high power mode and a PSAT of 12.6 dBm with 19.6% PAE in low power mode. The reliability measurements are also conducted and a lifetime of 80613 hours is estimated based on a commonly used empirical model. The excellent performance (e.g., highest reported PAE) achieved in this design further confirms the scaling of CMOS technology will continue to benefit the mm-wave transceiver design.
摘要:
In an embodiment, a programmable-gain amplifier includes: two complementary cross-coupled transistor (e.g. MOS) pairs (M n-a , M n-b ; M p-a , M p-b ) mutually coupled with each transistor in one pair (M n-a resp. M n-b ) having a current flow path cascaded with a current flow path of a respective one of the transistors in the other pair (M p-a resp. M p-b ) to provide first (A) and second (B) coupling points between said complementary cross-coupled transistor pairs (M n-a , M n-b ; M p-a , M p-b ); first (C a ) and second (C b ) sampling capacitors set between the first (A) and second (B) coupling points, respectively, and ground; first (10) and second (12) input stages having input terminals for receiving input signals (V in- , V in+ ) for sampling by the first (C a ) and second (C b ) sampling capacitors. Switching means (201 to 206; 301, 302) are provided for: - i) coupling the first (10) and second (12) input stages to the first (C a ) and second (C b ) sampling capacitors, whereby the input signals (V in- , V in+ ) are sampled as sampled signals (V out+ , V out- ) on said first (C a ) and second (C b ) sampling capacitors, and - ii) energizing (V dd ) the complementary cross-coupled transistor pairs (M n-a , M n-b ; M p-a , M p-b ) whereby the signals (V out+ , V out- ) sampled on the first (C a ) and second (C b ) sampling capacitors undergo negative resistance regeneration growing exponentially over time, thereby providing an exponential amplifier gain.
摘要:
Eine Schaltungsanordnung zum Schutz eines Empfangsmoduls (40) oder einer nachfolgenden Schaltungselektronik (60) ist offenbart. Die Schaltungsanordnung umfasst: einen Verstärker (110) mit einem Eingang (112) und einem Ausgang (114), der mit der nachfolgenden Schaltungselektronik (60) koppelbar ist, ein Steuermodul (120), das ausgebildet ist, um bei einem potentiell kritischen Zustand für den Verstärker (110) oder für das Empfangsmodul (40) oder für die nachfolgende Schaltungselektronik (60) ein Steuersignal (125) auszugeben, und eine Abschalteinrichtung (130), die ausgebildet ist, um den Verstärker (110) in Antwort auf das Steuersignal (125) abzuschalten, wobei der abgeschaltete Verstärker (110) keine Verstärkung von Signalen am Eingang (112) durchführt, sondern die Signale am Eingang (112) durch eine teilweise oder vollständige Absorption oder Reflexion abschwächt.
摘要:
A line receiver (100) comprising a switched capacitor circuit (102) and a buffer (108) is described. The buffer (108) may be configured to receive, through the switched capacitor circuit (102), an analog signal. In response, the buffer (102) may provide an output signal to a load (110), such as an analog-to-digital converter. The switched capacitor circuit (102) may be controlled by a control circuitry (112), and may charge at least one capacitive element (106) to a desired reference voltage. The reference voltage may be selected so as to bias the buffer (108) with a desired DC current, and consequently, to provide a desired degree of linearity. The line receiver (100) may further comprise a bias circuit (300) configured to generate the reference voltage needed to bias the buffer (108) with the desired DC current.
摘要:
A semiconductor circuit (200) comprising an input block having a first chopper (CH1) providing a chopped voltage signal (Vin_ch), a first transconductance (G1) converting said chopped voltage signal into a chopped current signal (I_ch), a second chopper (CH2) providing a demodulated current signal (I_demod), a current integrator (CI1) having an integrating capacitor (Cint) providing a continuous-time signal (Vct), a first feedback path comprising: a sample-and-hold block and a first feedback block (G2), the first feedback path providing a proportional feedback signal (Vfb, Ifb) upstream of the current integrator (CI1). The amplification factor is at least 2. Charge stored on the integrating capacitor (Cint) at the beginning of a sample period is linearly removed during one single sampling period (Ts). Each chopper operates at a chopping frequency (fc). The sample-and-hold-block operates at a sampling frequency (fs) equal to an integer (N) times the chopping frequency (fc).
摘要:
Arrangement and method for RF high power generation able to compensate a power amplifier module with failure The present invention relates to an arrangement (1) and method for RF high power generation comprising at least one power combiner (2) with RF inputs (3) and at least one RF output (4), and at least two power amplifier modules (5) electrically connected to respectively an input (3) by at least one transmission line (6). At least one RF switch (7) is comprised by the at least one transmission line with a complex load (8) electrically connected to the at least one RF switch (7).
摘要:
An amplifier (100, 300) comprises a main amplification stage (40) and an auxiliary amplification stage (50). An input of the main amplification stage (40) and an input of the auxiliary amplification stage (50) are coupled to a common node (30), and an output of the main amplification stage (40) is coupled to an output node (20). During activation, before power is supplied to the main amplification stage (40), the output node (30) is coupled to a reference voltage (V REF ). A quiescent voltage is then established at the common node (30) by coupling power to the auxiliary amplification stage (50). Only then is power coupled to the main amplification stage (40) and the reference voltage (V REF ) de-coupled from the output node (20).