中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

115 records (took 0.019 seconds)

    REFERENCE VOLTAGE GENERATOR
    101.
    发明申请
    REFERENCE VOLTAGE GENERATOR 审中-公开

    公开(公告)号：US20190113939A1

    公开(公告)日：2019-04-18

    申请号：US16052654

    申请日：2018-08-02

    Applicant: Novatek Microelectronics Corp.

    Inventor： Yong-Ren Fang ,  Shen-Iuan Liu ,  Ju-Lin Huang ,  Tzu-Chien Tzeng ,  Keko-Chun Liang ,  Yu-Hsiang Wang ,  Che-Wei Yeh

    IPC: G05F1/46 ,  H03K5/24 ,  G01R19/165

    CPC classification number: G05F1/46 ,  G01R19/16528 ,  H03K5/24

    Abstract: A reference voltage generator includes a detecting voltage provider, a comparator, and a core circuit. The detecting voltage provider provides a detecting voltage with a first voltage level corresponding to a voltage coefficient. The comparator compares the first voltage level of the detecting voltage with a plurality of sampled amplitudes of an input signal to respectively generate a plurality of comparison results. The core circuit is used to: collect a plurality of first comparison results associated with a current received bit of a preset value from the comparison results; take the voltage coefficient as a first boundary voltage coefficient in response to the first comparison results satisfying a first condition; take the voltage coefficient as a second boundary voltage coefficient in response to the first comparison results satisfying a second condition. The reference circuit generates a reference voltage according to the first and second boundary voltage coefficients.

    Power Rail Clamp Circuit
    102.
    发明申请
    Power Rail Clamp Circuit 审中-公开

    公开(公告)号：US20180159318A1

    公开(公告)日：2018-06-07

    申请号：US15372363

    申请日：2016-12-07

    Applicant: NOVATEK Microelectronics Corp.

    Inventor： Jie-Ting Chen ,  Chun-Yu Lin ,  Ming-Dou Ker ,  Ju-Lin Huang ,  Tzu-Chiang Lin ,  Tzu-Chien Tzeng

    IPC: H02H9/04 ,  H02H1/04

    CPC classification number: H02H9/04 ,  H02H1/04 ,  H02H9/041

    Abstract: A power rail clamp circuit is coupled between a system power supply and a ground for alleviating an electrostatic discharge effect. The power rail clamp circuit includes a first conduction circuit, a second conduction circuit, an AND gate module and a switch module. The AND gate module receives a first conduction signal generated by the first conduction circuit and a second conduction signal generated by the second conduction circuit to generate an enabling signal. The switch module conducts the power rail clamp circuit according to the enabling signal, to process an electrostatic discharge operation. The first conduction circuit is operated to prevent a high voltage value of the system power supply, and the second conduction circuit is operated to prevent a short initiation period of the system power supply.

    SILICON CONTROLLED RECTIFIER
    104.
    发明申请
    SILICON CONTROLLED RECTIFIER 审中-公开

    公开(公告)号：US20170309612A1

    公开(公告)日：2017-10-26

    申请号：US15275492

    申请日：2016-09-26

    Applicant: Novatek Microelectronics Corp.

    Inventor： Chun-Yu Lin ,  Jie-Ting Chen ,  Ming-Dou Ker ,  Tzu-Chien Tzeng ,  Keko-Chun Liang ,  Ju-Lin Huang

    IPC: H01L27/02

    CPC classification number: H01L27/0262 ,  H01L29/0649 ,  H01L29/87

    Abstract: A silicon controlled rectifier including a semiconductor substrate, first and second semiconductor wells, first and second semiconductor regions, third and fourth semiconductor regions and a silicide layer is provided. The first and the second semiconductor wells are formed in the semiconductor substrate. The first and the second semiconductor regions are respectively formed in the first and the second semiconductor wells in spaced apart relation. The third and the fourth semiconductor regions are respectively formed in the first and the second semiconductor wells. The silicide layer is formed on the third and the fourth semiconductor regions. The silicon controlled rectifier is at least suitable for high frequency circuit application. The silicon controlled rectifier has a relatively low trigger voltage, a relatively high electrostatic discharge level, and a relatively low capacitance.

    GATE DRIVER CIRCUIT, DISPLAY APPARATUS HAVING THE SAME, AND GATE DRIVING METHOD
    106.
    发明申请
    GATE DRIVER CIRCUIT, DISPLAY APPARATUS HAVING THE SAME, AND GATE DRIVING METHOD 有权
    门控驱动电路，具有相同的显示设备和门驱动方法

    公开(公告)号：US20160307529A1

    公开(公告)日：2016-10-20

    申请号：US14687931

    申请日：2015-04-16

    Applicant: Novatek Microelectronics Corp.

    Inventor： Po-Yu Tseng ,  Chieh-An Lin ,  Po-Hsiang Fang ,  Jhih-Siou Cheng ,  Ju-Lin Huang ,  Yi-Chuan Liu

    IPC: G09G3/36 ,  G09G3/32

    CPC classification number: G09G3/3648 ,  G09G3/3258 ,  G09G3/3677 ,  G09G2300/04 ,  G09G2310/0291 ,  G09G2310/067 ,  G09G2310/08 ,  G09G2320/0223 ,  G09G2320/0252 ,  G09G2330/02

    Abstract: A gate driver, a display apparatus having the same, and a gate driving method are provided. The display apparatus includes a plurality of pixels, a data driver circuit, and a gate driver circuit. The gate driver circuit includes M groups of gate channels. Each of the M groups of gate channels includes a control circuit and an output buffer. The control circuit receives a power supply voltage from a power supply circuit and generates a modulated supply voltage. The output buffer is connected to the control circuit, the output buffer is powered by the modulated supply voltage to output a gate signal to a gate line of the display panel, wherein a driving pulse of the gate signal is shaped during a charge period according to the modulated supply voltage, and the shape of the driving pulse of the gate signal is maintained during a pre-charge period.

    Abstract translation: 提供了栅极驱动器，具有该栅极驱动器的显示装置和栅极驱动方法。 显示装置包括多个像素，数据驱动电路和栅极驱动电路。 栅极驱动器电路包括M组栅极通道。 M组栅极通道中的每一个包括控制电路和输出缓冲器。 控制电路从电源电路接收电源电压并产生调制电源电压。 输出缓冲器连接到控制电路，输出缓冲器由调制电源电压供电，以将栅极信号输出到显示面板的栅极线，其中栅极信号的驱动脉冲在充电期间根据 调制电源电压和门信号的驱动脉冲的形状在预充电期间保持。

    Driving voltage generator and digital to analog converter
    107.
    发明授权
    Driving voltage generator and digital to analog converter 有权
    驱动电压发生器和数模转换器

    公开(公告)号：US09172390B2

    公开(公告)日：2015-10-27

    申请号：US13740282

    申请日：2013-01-14

    Applicant: Novatek Microelectronics Corp.

    Inventor： Jhih-Siou Cheng ,  Ju-Lin Huang ,  Pang-Chan Hung

    IPC: H03M1/66 ,  H03K3/01 ,  G09G5/02 ,  G09G3/32 ,  G09G3/36 ,  H03M1/76

    CPC classification number: H03M1/76 ,  G09G3/2007 ,  G09G3/3291 ,  G09G3/3696 ,  G09G5/02 ,  G09G2310/027 ,  G09G2320/0276 ,  G09G2330/028 ,  H03K3/01 ,  H03M1/66 ,  H03M1/765

    Abstract: A digital to analog converter is disclosed. The digital to analog converter includes a voltage selector, M voltage transmitting switches and a selecting signal decoder. The voltage selector receives N first voltages among a plurality of analog input voltages, and receives a plurality of digital selecting signals. The voltage selector selects at most one of the first voltages for providing to an output terminal. One terminals of the voltage transmitting switches receives M second voltages among the input voltages respectively, and the voltage transmitting switches are turned on or off according to M transmitting enable signals respectively. The selecting signal decoder generates the transmitting enable signals according to the selecting signals. Wherein, M and N are positive integers.

    Abstract translation: 公开了一种数模转换器。 数模转换器包括电压选择器，M电压发射开关和选择信号解码器。 电压选择器在多个模拟输入电压中接收N个第一电压，并接收多个数字选择信号。 电压选择器选择用于提供给输出端的第一电压中的至少一个。 电压发送开关的一个端子分别在输入电压之间接收M个第二电压，并且电压发送开关分别根据M个发送使能信号导通或关断。 选择信号解码器根据选择信号产生发送使能信号。 其中，M和N是正整数。

    GAMMA VOLTAGE GENERATING APPARATUS AND METHOD FOR GENERATING GAMMA VOLTAGE
    109.
    发明申请
    GAMMA VOLTAGE GENERATING APPARATUS AND METHOD FOR GENERATING GAMMA VOLTAGE 审中-公开
    GAMMA电压发生装置和产生电压的方法

    公开(公告)号：US20150262537A1

    公开(公告)日：2015-09-17

    申请号：US14295344

    申请日：2014-06-04

    Applicant: Novatek Microelectronics Corp.

    Inventor： Ju-Lin Huang

    IPC: G09G3/36

    CPC classification number: G09G3/3688 ,  G09G2310/027 ,  G09G2320/0673

    Abstract: A gamma voltage generating apparatus and a method for generating a gamma voltage are provided. The gamma voltage generating apparatus includes a plurality of digital-to-analog converter units, a resister string and a plurality of selecting units. The digital-to-analog converter units generate a plurality of curve reference voltages. The resister string includes a plurality of resistors connected in series with each other to provide a plurality of endpoints. A part of the endpoints are set to be a plurality of curve turning intervals. Each of the selecting units respectively corresponds to each of the digital-to-analog converter units and each of the curve turning intervals. Each of the selecting units selectively provides each of the curve reference voltages to one of the endpoints of a corresponding of the curve turning intervals.

    Abstract translation: 提供伽马电压产生装置和产生伽马电压的方法。 伽马电压发生装置包括多个数模转换器单元，电阻串和多个选择单元。 数模转换器单元产生多个曲线参考电压。 电阻串包括彼此串联连接以提供多个端点的多个电阻器。 端点的一部分被设置为多个曲线转动间隔。 每个选择单元分别对应于每个数模转换器单元和每个曲线转动间隔。 每个选择单元选择性地将每个曲线参考电压提供给曲线转动间隔的对应的端点之一。

    Gamma-voltage generator
    110.
    发明授权
    Gamma-voltage generator 有权
    伽玛电压发生器

    公开(公告)号：US09013392B2

    公开(公告)日：2015-04-21

    申请号：US14058304

    申请日：2013-10-21

    Applicant: Novatek Microelectronics Corp.

    Inventor： Chih-Jen Yen ,  Yueh-Hsiu Liu ,  Ju-Lin Huang ,  Peng-Yu Chen ,  Yu-Shao Liu

    IPC: G09G3/36

    CPC classification number: G09G3/3696 ,  G09G3/3614 ,  G09G3/3688 ,  G09G2310/027 ,  G09G2310/0297 ,  G09G2320/0673

    Abstract: A gamma-voltage generator is provided to generating a plurality of first gamma voltages and second gamma voltages. At least one of the first gamma voltages generated by DACs of the gamma-voltage generator within a first frame period and at least one of the second gamma voltages generated by the DACs within a second frame period are outputted from a same one of the gamma buffers of the gamma-voltage generator, whereby the transmitted gamma voltages have substantially equal offset. Therefore, the display quality approaches an ideal condition.

    Abstract translation: 提供伽马电压发生器以产生多个第一伽马电压和第二伽马电压。 在第一帧周期内由伽马电压发生器的DAC产生的第一伽马电压中的至少一个和由第二帧周期内的DAC产生的第二伽马电压中的至少一个从相同的一个伽马缓冲器输出 的γ电压发生器，由此所传输的伽马电压具有基本相等的偏移。 因此，显示质量接近理想状态。

Patent Agency Ranking