-
151.
公开(公告)号:US20220374699A1
公开(公告)日:2022-11-24
申请号:US17875281
申请日:2022-07-27
Applicant: Silicon Storage Technology, Inc.
Inventor: Hieu Van Tran , Steven Lemke , Vipin Tiwari , Nhan Do , Mark Reiten
IPC: G06N3/063 , G11C11/54 , G06F1/03 , G06F17/16 , G11C11/56 , G06F11/16 , G11C13/00 , G11C29/44 , G06F7/78
Abstract: Numerous examples of a precision programming apparatus are disclosed for precisely and quickly depositing the correct amount of charge on the floating gate of a non-volatile memory cell within a vector-by-matrix multiplication (VMM) array in an artificial neural network. In one example, a neuron output circuit for providing a current to program as a weight value in a selected memory cell in a vector-by-matrix multiplication array is disclosed, the neuron output circuit comprising a first adjustable current source to generate a scaled current in response to a neuron current to implement a positive weight, and a second adjustable current source to generate a scaled current in response to a neuron current to implement a negative weight.
-
152.
公开(公告)号:US20220336010A1
公开(公告)日:2022-10-20
申请号:US17856839
申请日:2022-07-01
Applicant: Silicon Storage Technology, Inc.
Inventor: Hieu Van Tran , THUAN VU , STEPHEN TRINH , STANLEY HONG , ANH LY , STEVEN LEMKE , VIPIN TIWARI , NHAN DO
Abstract: Numerous examples for performing tuning of a page or a word of non-volatile memory cells in an analog neural memory are disclosed. In one example, an analog neural memory system comprises an array of non-volatile memory cells arranged into rows and columns, each non-volatile memory cell comprising a word line terminal, a bit line terminal, and an erase gate terminal; a plurality of word lines, each word line coupled to word line terminals of a row of non-volatile memory cells; a plurality of bit lines, each bit line coupled to bit line terminals of a column of non-volatile memory cells; and a plurality of erase gate enable transistors, each erase gate enable transistor coupled to erase gate terminals of a word of non-volatile memory cells.
-
153.
公开(公告)号:US11373707B2
公开(公告)日:2022-06-28
申请号:US16417518
申请日:2019-05-20
Applicant: Silicon Storage Technology, Inc.
Inventor: Hieu Van Tran , Anh Ly , Thuan Vu , Vipin Tiwari , Nhan Do
IPC: G11C16/10 , G11C16/08 , G11C16/14 , G11C16/24 , G11C16/34 , G11C16/26 , G11C16/04 , G11C16/28 , G11C16/32
Abstract: A non-volatile memory device is disclosed. The non-volatile memory device comprises an array of flash memory cells comprising a plurality of flash memory cells organized into rows and columns, wherein the array is further organized into a plurality of sectors, each sector comprising a plurality of rows of flash memory cells, and a row driver selectively coupled to a first row and a second row.
-
公开(公告)号:US11270763B2
公开(公告)日:2022-03-08
申请号:US16382045
申请日:2019-04-11
Applicant: Silicon Storage Technology, Inc.
Inventor: Hieu Van Tran , Steven Lemke , Vipin Tiwari , Nhan Do , Mark Reiten
IPC: G11C11/54 , H01L27/11521 , H01L29/423 , G11C16/04 , G06N3/04 , G11C16/10 , G11C16/14 , H01L29/788
Abstract: A neural network device with synapses having memory cells each having a floating gate and a first gate over first and second portions of a channel region disposed between source and drain regions, and a second gate over the floating gate or the source region. First lines each electrically connect the first gates in one of the memory cell rows, second lines each electrically connect the second gates in one of the memory cell rows, third lines each electrically connect the source regions in one of the memory cell columns, and fourth lines each electrically connect the drain regions in one of the memory cell columns. The synapses receive a first plurality of inputs as electrical voltages on the first or second lines, and provide a first plurality of outputs as electrical currents on the third or fourth lines.
-
公开(公告)号:US11257553B2
公开(公告)日:2022-02-22
申请号:US17239397
申请日:2021-04-23
Applicant: Silicon Storage Technology, Inc.
Inventor: Hieu Van Tran , Anh Ly , Thuan Vu
Abstract: The present invention relates to a flash memory cell with only four terminals and a high voltage row decoder for operating an array of such flash memory cells. The invention allows for fewer terminals for each flash memory cell compared to the prior art, which results in a simplification of the decoder circuitry and overall die space required per flash memory cells. The invention also provides for the use of high voltages on one or more of the four terminals to allow for read, erase, and programming operations despite the lower number of terminals compared to prior art flash memory cells.
-
公开(公告)号:US20220004860A1
公开(公告)日:2022-01-06
申请号:US17140924
申请日:2021-01-04
Applicant: Silicon Storage Technology, Inc.
Inventor: Hieu Van Tran , Thuan Vu , Stanley Hong , Stephen Trinh , Anh Ly , Nhan Do , Mark Reiten
IPC: G06N3/063 , G11C11/408 , G11C11/4074 , G11C11/406
Abstract: Numerous embodiments of analog neural memory arrays are disclosed. Certain embodiments comprise an adaptive bias decoder for providing additional bias to array input lines to compensate for instances where ground floats above 0V. This is useful, for example, to minimize the voltage drop for a read, program, or erase operation while maintaining accuracy in the operation.
-
157.
公开(公告)号:US20210383869A1
公开(公告)日:2021-12-09
申请号:US17104385
申请日:2020-11-25
Applicant: Silicon Storage Technology, Inc.
Inventor: Hieu Van Tran , Thuan Vu , Stanley Hong , Stephen Trinh , Anh Ly
Abstract: Various embodiments of tandem row decoders are disclosed. Each embodiment of a tandem row decoder comprises a word line decoder and a control gate decoder. The tandem row decoder exhibits reduced leakage current on the word line and the control gate line when the tandem row decoder is not enabled.
-
158.
公开(公告)号:US20210350217A1
公开(公告)日:2021-11-11
申请号:US17090481
申请日:2020-11-05
Applicant: Silicon Storage Technology, Inc.
Inventor: Hieu Van Tran , Thuan Vu , Stanley Hong , Stephen Trinh , Vipin Tiwari , Han Tran , Hien Pham
IPC: G06N3/063
Abstract: Numerous embodiments of analog neural memory arrays are disclosed. Certain embodiments contain improved mechanisms for pulling source lines down to ground expeditiously. This is useful, for example, to minimize the voltage drop for a read, program, or erase operation.
-
159.
公开(公告)号:US20210305264A1
公开(公告)日:2021-09-30
申请号:US17069563
申请日:2020-10-13
Applicant: Silicon Storage Technology, Inc.
Inventor: Feng Zhou , Xian Liu , Steven Lemke , Hieu Van Tran , Nhan Do
IPC: H01L27/11529 , H01L27/11551 , H01L29/66 , H01L29/423
Abstract: Memory cells formed on upwardly extending fins of a semiconductor substrate, each including source and drain regions with a channel region therebetween, a floating gate extending along the channel region and wrapping around the fin, a word line gate extending along the channel region and wrapping around the fin, a control gate over the floating gate, and an erase gate over the source region. The control gates are a continuous conductive strip of material. First and second fins are spaced apart by a first distance. Third and fourth fins are spaced apart by a second distance. The second and third fins are spaced apart by a third distance greater than the first and second distances. The continuous strip includes a portion disposed between the second and third fins, but no portion of the continuous strip is disposed between the first and second fins nor between the third and fourth fins.
-
公开(公告)号:US20210287065A1
公开(公告)日:2021-09-16
申请号:US17238077
申请日:2021-04-22
Inventor: Farnood Merrikh Bayat , Xinjie Guo , Dmitri Strukov , Nhan Do , Hieu Van Tran , Vipin Tiwari , Mark Reiten
Abstract: A number of circuits for use in an output block coupled to a non-volatile memory array in a neural network are disclosed. The embodiments include a circuit for converting an output current from a neuron in a neural network into an output voltage, a circuit for converting a voltage received on an input node into an output current, a circuit for summing current received from a plurality of neurons in a neural network, and a circuit for summing current received from a plurality of neurons in a neural network.
-
-
-
-
-
-
-
-
-