-
公开(公告)号:US11979340B2
公开(公告)日:2024-05-07
申请号:US17824954
申请日:2022-05-26
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Boris Pismenny , Dotan David Levi , Gal Yefet
IPC: H04L65/61 , H04L49/552 , H04L49/90 , H04L49/901 , H04L49/9057 , H04L65/65 , H04W28/04
CPC classification number: H04L49/552 , H04L49/901 , H04L49/9057 , H04L49/9068 , H04L65/61 , H04L65/65 , H04W28/04
Abstract: A method for communication includes mapping transport sequence numbers in headers of data packets received from a network to respective buffers in a memory of a host computer. At least a part of the data from payloads of the received data packets is written directly to the respective buffers.
-
公开(公告)号:US20230291693A1
公开(公告)日:2023-09-14
申请号:US17588295
申请日:2022-01-30
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Gal Yefet , Saar Tarnopolsky , Avi Urman , Dotan David Levi , Elena Agostini
IPC: H04L47/2441 , H04L69/22
CPC classification number: H04L47/2441 , H04L69/22
Abstract: In one embodiments, data communication system include a communication apparatus, which is configured to receive data from different user equipment devices a schedule of time periods, and packetize the data from respective ones of the user equipment devices for respective ones of the time periods into packets, a memory including a plurality of buffers, and a network interface controller configured to receive the packets from the communication apparatus, and scatter respective portions of the data belonging to respective groups of successive ones of the time periods to the buffers, responsively to a static set of steering rules, and timing information of respective ones of the packets, and wherein each respective portion of the data is scattered to the buffers a same scatter pattern.
-
公开(公告)号:US20230110285A1
公开(公告)日:2023-04-13
申请号:US17500598
申请日:2021-10-13
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Ilan Pardo , Benjamin Fuhrer , Noam Korem , Gal Yefet , Tomer Bar-On
IPC: G06N3/04
Abstract: Apparatuses, systems, and techniques to improve processing efficiency are provided. In at least one embodiment, a processing unit is described as including circuitry that receives an input vector and applies an activation function to the input vector by performing a hardware approximation of the activation function in a vector manner. The circuitry also generates an output vector based on the activation function.
-
公开(公告)号:US20220385598A1
公开(公告)日:2022-12-01
申请号:US17824954
申请日:2022-05-26
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Boris Pismenny , Dotan David Levi , Gal Yefet
IPC: H04L49/552 , H04L49/90 , H04L49/9057 , H04W28/04 , H04L49/901 , H04L65/61 , H04L65/65
Abstract: A method for communication includes mapping transport sequence numbers in headers of data packets received from a network to respective buffers in a memory of a host computer. At least a part of the data from payloads of the received data packets is written directly to the respective buffers.
-
公开(公告)号:US11476928B2
公开(公告)日:2022-10-18
申请号:US16921993
申请日:2020-07-07
Applicant: Mellanox Technologies, Ltd.
Inventor: Dotan David Levi , Avi Urman , Lior Narkis , Liron Mula , Paraskevas Bakopoulos , Ariel Almog , Roee Moyal , Gal Yefet
IPC: H04B7/26 , H04L49/351 , H04L49/90 , H04W72/04 , H04W74/08
Abstract: A network element one or more network ports, network time circuitry and packet processing circuitry. The network ports are configured to communicate with a communication network. The network time circuitry is configured to track a network time defined in the communication network. In some embodiments the packet processing circuitry is configured to receive a definition of one or more timeslots that are synchronized to the network time, and to send outbound packets to the communication network depending on the timeslots. In some embodiments the packet processing circuitry is configured to process inbound packets, which are received from the communication network, depending on the timeslots.
-
公开(公告)号:US12218860B2
公开(公告)日:2025-02-04
申请号:US16932765
申请日:2020-07-19
Applicant: Mellanox Technologies, Ltd.
Inventor: Gal Yefet , Avi Urman , Gil Kremer , Lior Narkis , Boris Pismenny
IPC: H04L49/90 , G06F9/54 , H04L47/2441 , H04L69/22
Abstract: A network node includes a network adapter and a host. The network adapter is coupled to a communication network. The host includes a processor running a client process and a communication stack, and is configured to receive packets from the communication network, and classify the received packets into respective flows that are associated with respective chunks in a receive buffer, to distribute payloads of the received packets among the chunks so that payloads of packets classified to a given flow are stored in a given chunk assigned to the given flow, and to notify the communication stack of the payloads in the given chunk, for transferring the payloads in the given chunk to the client process.
-
公开(公告)号:US20230306082A1
公开(公告)日:2023-09-28
申请号:US17700944
申请日:2022-03-22
Applicant: Mellanox Technologies, Ltd.
Inventor: Shridhar Rasal , Gal Yefet
CPC classification number: G06K9/6262 , G06F15/781 , G06F15/7814 , H04L47/24 , G06N20/00
Abstract: A network interface device includes a memory to store configuration values associated with a reinforcement learning (RL) routine and a set of RL-related parameters associated with the RL routine, packet processing circuitry to receive network packets, and accelerator circuitry coupled to the memory and the packet processing circuitry. The accelerator circuitry is to: detect a network packet that includes a particular criterion; and execute the RL routine, using the configuration values and in response to detecting the network packet, to employ observation information derived from or associated with the network packet to perform an RL-related action.
-
公开(公告)号:US20230229732A1
公开(公告)日:2023-07-20
申请号:US17577059
申请日:2022-01-17
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Tomer Bar-On , Noam Dor Korem , Gal Yefet , Benjamin Fuhrer
Abstract: A method for approximating a mathematical function defined over a range includes initially dividing at least part of the range into a set of segments. For at least a subset of the segments, the mathematical function is approximated within each segment by a respective approximation polynomial. A series of one or more segment-merging iterations is performed, a given iteration including: selecting adjacent segments as candidates for merging; approximating the mathematical function by a candidate approximation polynomial, over at least a merged segment formed by merging the adjacent segments; and, if approximation of the mathematical function meets a specified condition, updating the set of segments by (i) replacing the adjacent segments with the merged segment and (ii) replacing the approximation polynomials of the adjacent segments with the candidate approximation polynomial.
-
公开(公告)号:US20220407824A1
公开(公告)日:2022-12-22
申请号:US17899652
申请日:2022-08-31
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Gal Yefet , Daniel Marcovitch , Roee Moyal , Ariel Shahar , Gil Bloch , Lior Narkis
IPC: H04L49/9005 , H04L49/901 , H04L41/0604
Abstract: A network adapter includes a network interface, a host interface and processing circuitry. The network interface connects to a communication network for communicating with remote targets. The host interface connects to a host that accesses a Multi-Channel Send Queue (MCSQ) storing Work Requests (WRs) originating from client processes running on the host. The processing circuitry is configured to retrieve WRs from the MCSQ and distribute the WRs among multiple Send Queues (SQs) accessible by the processing circuitry, and retrieve WRs from the multiple NSQs and execute data transmission operations specified in the WRs retrieved from the multiple NSQs.
-
公开(公告)号:US11451493B2
公开(公告)日:2022-09-20
申请号:US17142366
申请日:2021-01-06
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Gal Yefet , Daniel Marcovitch , Roee Moyal , Ariel Shahar , Gil Bloch , Lior Narkis
IPC: H04N21/238 , H04L49/901 , H04L41/0604 , H04L49/253 , H04L49/9005
Abstract: A network adapter includes a network interface, a host interface and processing circuitry. The network interface connects to a communication network for communicating with remote targets. The host interface connects to a host that accesses a Multi-Channel Send Queue (MCSQ) storing Work Requests (WRs) originating from client processes running on the host. The processing circuitry is configured to retrieve WRs from the MCSQ and distribute the WRs among multiple Send Queues (SQs) accessible by the processing circuitry.
-
-
-
-
-
-
-
-
-