-
公开(公告)号:US11515859B2
公开(公告)日:2022-11-29
申请号:US17372744
申请日:2021-07-12
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Gun-Il Kang , June-Hee Lee , Byung-Wook Cho
Abstract: An integrated circuit for generating an equalized signal, according to a channel, from serial data includes a shift register that extracts a symbol sequence from the serial data. A data storage stores values of an equalized digital signal corresponding to potential symbol sequences corresponding to a filter coefficient sequence. A lookup table outputs the equalized digital signal of a value corresponding to the extracted symbol sequence. A digital-to-analog converter (DAC) converts the equalized digital signal into the equalized signal. A controller refreshes the lookup table, based on at least one of values stored in the data storage and values included in the lookup table, in response to a control signal.
-
12.
公开(公告)号:US11127739B2
公开(公告)日:2021-09-21
申请号:US16028272
申请日:2018-07-05
Applicant: Samsung Electronics Co., Ltd.
Inventor: Hye-Lan Lee , Sang-Bom Kang , Jae-Jung Kim , Moon-Kyu Park , Jae-Yeol Song , June-Hee Lee , Yong-Ho Ha , Sang-Jin Hyun
IPC: H01L21/8238 , H01L27/088 , H01L29/49 , H01L29/66 , H01L21/84 , H01L27/092 , H01L27/12 , H01L29/51
Abstract: A semiconductor device includes a substrate and first and second gate electrodes on the substrate. The first gate electrode includes a first gate insulation film having a bottom portion on the substrate and sidewall portions extending from the bottom portion and away from the substrate defining a first trench having a first width and a first functional film filling the first trench. The second gate electrode includes a second gate insulation film having a bottom portion on the substrate and sidewall portions extending from the bottom portion defining a second trench having a second width different from the first width, a second functional film conforming to the second gate insulation film in the second trench and defining a third trench, and a metal region in the third trench. The first width may be less than the second width.
-
13.
公开(公告)号:US10862526B2
公开(公告)日:2020-12-08
申请号:US16592525
申请日:2019-10-03
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Jun-Ho Huh , Ho-Rang Jang , Seok-Chan Kim , In-Tae Kang , Sang-Heon Lee , Kwan-Yeob Chae , June-Hee Lee , Sang-Hune Park , Jae-Chol Lee , Hyung-Kweon Lee
Abstract: A modem chip communicates with a radio frequency (RF) chip and includes a digital interface configured to receive data including a plurality of samples from the RF chip based on digital communication. A logic block generates a frame synchronization signal based on a clock signal in the modem chip, provides the generated frame synchronization signal to the digital interface, and receives the plurality of samples in synchronization with the frame synchronization signal.
-
14.
公开(公告)号:US10728061B2
公开(公告)日:2020-07-28
申请号:US16253589
申请日:2019-01-22
Applicant: Samsung Electronics Co., Ltd.
Inventor: June-Hee Lee , Byungwook Cho , Bongkyu Kim , Gun-Il Kang
IPC: H04L25/03
Abstract: An electronic device includes a reception equalizer that performs, a first equalization on a first signal based on a first coefficient, and one or more second equalizations on one or more second signals based on the first coefficient, the one or more second signals being based on a second coefficient associated with one or more characteristics of a transmission equalizer of the external device, and circuitry that iteratively sends control information generated based on the first coefficient to the external device until a termination condition is satisfied with regard to the first coefficient, the control information causing the second coefficient to be increased or decreased, the iteratively sent control information causing a first absolute value of the first coefficient corresponding to a final equalization of the one or more second equalizations to become smaller than a second absolute value of the first coefficient corresponding to the first equalization.
-
公开(公告)号:US09720438B2
公开(公告)日:2017-08-01
申请号:US14635145
申请日:2015-03-02
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: June-Hee Lee , Bong-Kyu Kim , Dong-Chul Choi , Gun-Il Kang
CPC classification number: G06F1/10 , G06F1/12 , G06F1/14 , G06F13/4022
Abstract: A clock switch device includes a controller and a switching circuit. The controller sets a clock switch period using a control signal when a logic level of a mode signal is changed. The switching circuit receives a first clock signal, a second clock signal and an auxiliary clock signal. The switching circuit, based on the control signal, outputs one clock signal between the first clock signal and the second clock signal as a glitch free clock signal before the clock switch period, stops outputting the one clock signal and outputs the auxiliary clock signal as the glitch free clock signal during the clock switch period, and stops outputting the auxiliary clock signal and outputs another clock signal between the first clock signal and the second clock signal as the glitch free clock signal after the clock switch period.
-
公开(公告)号:US11095271B2
公开(公告)日:2021-08-17
申请号:US16224850
申请日:2018-12-19
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Gun-Il Kang , June-Hee Lee , Byung-Wook Cho
Abstract: An integrated circuit for generating an equalized signal, according to a channel, from serial data includes a shift register that extracts a symbol sequence from the serial data. A data storage stores values of an equalized digital signal corresponding to potential symbol sequences corresponding to a filter coefficient sequence. A lookup table outputs the equalized digital signal of a value corresponding to the extracted symbol sequence. A digital-to-analog converter (DAC) converts the equalized digital signal into the equalized signal. A controller refreshes the lookup table, based on at least one of values stored in the data storage and values included in the lookup table, in response to a control signal.
-
公开(公告)号:US10809297B2
公开(公告)日:2020-10-20
申请号:US16669958
申请日:2019-10-31
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: June-Hee Lee , Byungwook Cho , Bongkyu Kim
IPC: H04B17/00 , H04L25/03 , G01R31/317 , H04B1/16
Abstract: A receiver includes a sampler that samples first voltage levels corresponding to a first logical value of data and second voltage levels corresponding to a second logical value of the data, based on a sampling clock. An equalizer receives and adjusts the first and second voltage levels. A clock and data recovery circuit recovers the sampling clock, based on the first and second voltage levels from the equalizer. An eye opening measurement circuit: (1) tracks a first sigma level by a first step unit depending on upper voltage levels greater than a first reference voltage level among the first voltage levels, (2) tracks a second sigma level by a second step unit depending on lower voltage levels less than a second reference voltage level among the second voltage levels, and (3) calculates a difference between the first sigma level and the second sigma level.
-
18.
公开(公告)号:US10476547B2
公开(公告)日:2019-11-12
申请号:US16037024
申请日:2018-07-17
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Jun-Ho Huh , Ho-Rang Jang , Seok-Chan Kim , In-Tae Kang , Sang-Heon Lee , Kwan-Yeob Chae , June-Hee Lee , Sang-Hune Park , Jae-Chol Lee , Hyung-Kweon Lee
Abstract: A modem chip communicates with a radio frequency (RF) chip and includes a digital interface configured to receive data including a plurality of samples from the RF chip based on digital communication. A logic block generates a frame synchronization signal based on a clock signal in the modem chip, provides the generated frame synchronization signal to the digital interface, and receives the plurality of samples in synchronization with the frame synchronization signal.
-
19.
公开(公告)号:US10177590B2
公开(公告)日:2019-01-08
申请号:US14991029
申请日:2016-01-08
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Hyun-Suk Kwak , Myung-Sik Kim , Young-Chul Ko , Chang-Yeong Kim , June-Hee Lee , So-Won Kim , Yang-Wook Kim
IPC: H02J7/00 , H04B1/3883 , H04M1/02 , H04M1/725 , H04W52/02
Abstract: An electronic device is provided including: a display for displaying a UI element; a processor for processing an application; a Printed Board Assembly (PBA) having the processor mounted thereon, and arranged to be substantially parallel to the display; a main battery which supplies power to the electronic device, and is rechargeable and detachable; an auxiliary battery for supplying power to the electronic device; a first frame which houses the main battery, fixes the PBA, and is arranged to be substantially parallel to the display; a second frame for fixing the display and the first frame; and a cover coupled to the second frame, wherein the first frame includes a hole for housing the auxiliary battery, and the electronic device can receive power supplied from the auxiliary battery when power supply from the main battery is terminated.
-
公开(公告)号:US10114342B2
公开(公告)日:2018-10-30
申请号:US14852367
申请日:2015-09-11
Applicant: Samsung Electronics Co., Ltd.
Inventor: Myung-Sik Kim , Jong-Hoon Lim , Chang-Yeong Kim , June-Hee Lee , Dong-Churl Kim , Ho-Seong Seo , Yang-Wook Kim , Jae-Hyun Park
IPC: G04G9/00 , G04G9/02 , G04G21/02 , G04G21/08 , G04C17/00 , G04G17/04 , G04G21/04 , G06F1/16 , G04G5/00
Abstract: A wearable device may include: an analog watch unit that includes a time indicating unit that indicates time, and a drive unit that drives the time indicating unit; a touch screen that senses an input for adjusting the drive unit; and a control unit that controls the drive unit in response to the sensed input.
-
-
-
-
-
-
-
-
-