-
公开(公告)号:US10714487B2
公开(公告)日:2020-07-14
申请号:US16234283
申请日:2018-12-27
Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Inventor: Yi-Jing Lee , Tsz-Mei Kwok , Ming-Hua Yu , Kun-Mu Li
IPC: H01L27/11 , H01L27/02 , H01L29/78 , H01L21/8238 , H01L27/092 , H01L29/06 , H01L29/08 , H01L29/165
Abstract: A semiconductor device includes a transistor, an isolation structure, and a fin sidewall structure. The transistor includes a fin extending from a substrate and an epitaxy structure grown on the fin. The isolation structure is above the substrate. The fin sidewall structure is above the isolation structure and is on a sidewall of the epitaxy structure. A method for manufacturing the semiconductor device is also disclosed.
-
12.
公开(公告)号:US09768178B2
公开(公告)日:2017-09-19
申请号:US14938311
申请日:2015-11-11
Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Inventor: Yi-Jing Lee , Tsz-Mei Kwok , Ming-Hua Yu , Kun-Mu Li
IPC: H01L27/11 , H01L21/8238 , H01L27/092 , H01L29/06 , H01L29/08 , H01L29/78
CPC classification number: H01L27/1104 , H01L21/823807 , H01L21/823814 , H01L21/823821 , H01L21/823878 , H01L27/0207 , H01L27/0924 , H01L29/0653 , H01L29/0847 , H01L29/7853
Abstract: A semiconductor device includes a substrate, a first semiconductor fin, a second semiconductor fin, an n-type epitaxy structure, a p-type epitaxy structure, and a plurality of dielectric fin sidewall structures. The first semiconductor fin is disposed on the substrate. The second semiconductor fin is disposed on the substrate and adjacent to the first semiconductor fin. The n-type epitaxy structure is disposed on the first semiconductor fin. The p-type epitaxy structure is disposed on the second semiconductor fin and separated from the n-type epitaxy structure. The dielectric fin sidewall structures are disposed on opposite sides of at least one of the n-type epitaxy structure and the p-type epitaxy structure.
-
公开(公告)号:US20250089340A1
公开(公告)日:2025-03-13
申请号:US18408932
申请日:2024-01-10
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Jet-Rung Chang , Ming-Hua Yu , Yi-Fang Pai
IPC: H01L29/45 , H01L21/285 , H01L21/8238 , H01L27/092 , H01L29/06 , H01L29/08 , H01L29/417 , H01L29/423 , H01L29/66 , H01L29/775
Abstract: A semiconductor device and the method of forming the same are provided. The semiconductor device may comprise a first plurality of nanostructures, a second plurality of nanostructures over a substrate, a first gate stack extending between the nanostructures of the first plurality of nanostructures, a second gate stack extending between the nanostructures of the second plurality of nanostructures, a first source/drain region in contact with a first nanostructure of the first plurality of nanostructures, a second source/drain region in contact with a first nanostructure of the second plurality of nanostructures, wherein the second source/drain region may be separated from the first source/drain region, a silicide layer between the first source/drain region and the second source/drain region, and an isolation layer between the silicide layer and the substrate.
-
公开(公告)号:US12243745B2
公开(公告)日:2025-03-04
申请号:US17656921
申请日:2022-03-29
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Han-Yu Tang , Ming-Hua Yu , Yee-Chia Yeo
IPC: H01L21/02 , B23K26/06 , B23K26/08 , B23K26/362 , B23K26/402 , G02B27/09 , H01L21/263 , B23K103/00
Abstract: A method includes forming a plurality of semiconductor regions on a wafer, placing the wafer in an etching chamber, globally heating the wafer using a heating source, and projecting a laser beam on the wafer. When the wafer is heated by both of the heating source and the laser beam, the plurality of semiconductor regions on the wafer are etched.
-
公开(公告)号:US20240395867A1
公开(公告)日:2024-11-28
申请号:US18791167
申请日:2024-07-31
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Che-Yu Lin , Ming-Hua Yu , Yee-Chia Yeo
Abstract: A method includes forming a fin protruding from a substrate; forming an isolation region surrounding the fin; forming a gate structure extending over the fin and the isolation region; etching the fin adjacent the gate structure to form a recess; forming a source/drain region in the recess, including performing a first epitaxial process to grow a first semiconductor material in the recess, wherein the first epitaxial process preferentially forms facet planes of a first crystalline orientation; and performing a second epitaxial process to grow a second semiconductor material on the first semiconductor material, wherein the second epitaxial process preferentially forms facet planes of a second crystalline orientation, wherein a top surface of the second semiconductor material is above a top surface of the fin; and forming a source/drain contact on the source/drain region.
-
公开(公告)号:US20240387702A1
公开(公告)日:2024-11-21
申请号:US18789176
申请日:2024-07-30
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Chih-Chiang Chang , Ming-Hua Yu , Li-Li Su
IPC: H01L29/66 , H01L21/20 , H01L21/8234 , H01L27/092 , H01L29/417 , H01L29/78
Abstract: A method includes forming a first semiconductor fin and a second semiconductor fin in an n-type Fin Field-Effect (FinFET) region and a p-type FinFET region, respectively, forming a first dielectric fin and a second dielectric fin in the n-type FinFET region and the p-type FinFET region, respectively, forming a first epitaxy mask to cover the second semiconductor fin and the second dielectric fin, performing a first epitaxy process to form an n-type epitaxy region based on the first semiconductor fin, removing the first epitaxy mask, forming a second epitaxy mask to cover the n-type epitaxy region and the first dielectric fin, performing a second epitaxy process to form a p-type epitaxy region based on the second semiconductor fin, and removing the second epitaxy mask. After the second epitaxy mask is removed, a portion of the second epitaxy mask is left on the first dielectric fin.
-
公开(公告)号:US12119401B2
公开(公告)日:2024-10-15
申请号:US18317514
申请日:2023-05-15
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Hung-Tai Chang , Han-Yu Tang , Ming-Hua Yu , Yee-Chia Yeo
IPC: H01L29/78 , H01L21/8238 , H01L27/092 , H01L29/08 , H01L29/417 , H01L29/66
CPC classification number: H01L29/7839 , H01L21/823814 , H01L21/823821 , H01L27/0924 , H01L29/0847 , H01L29/41791 , H01L29/66545 , H01L29/66795 , H01L29/7851
Abstract: In an embodiment, a device includes a first fin extending from a substrate. The device also includes a first gate stack over and along sidewalls of the first fin. The device also includes a first gate spacer disposed along a sidewall of the first gate stack. The device also includes and a first source/drain region in the first fin and adjacent the first gate spacer, the first source/drain region including a first epitaxial layer on the first fin, the first epitaxial layer having a first dopant concentration of boron. The device also includes and a second epitaxial layer on the first epitaxial layer, the second epitaxial layer having a second dopant concentration of boron, the second dopant concentration being greater than the first dopant concentration.
-
公开(公告)号:US12002875B2
公开(公告)日:2024-06-04
申请号:US18068257
申请日:2022-12-19
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Wei-Siang Yang , Ming-Hua Yu
IPC: H01L29/66 , H01L21/8234 , H01L27/092 , H01L29/78
CPC classification number: H01L29/66795 , H01L21/823418 , H01L21/823431 , H01L27/0924 , H01L29/7851
Abstract: Semiconductor devices and methods of forming semiconductor devices are described herein. A method includes forming a first fin and a second fin in a substrate. A low concentration source/drain region is epitaxially grown over the first fin and over the second fin. The material of the low concentration region has less than 50% by volume of germanium. A high concentration contact landing region is formed over the low concentration regions. The material of the high concentration contact landing region has at least 50% by volume germanium. The high concentration contact landing region has a thickness of at least 1 nm over a top surface of the low concentration source/drain region.
-
公开(公告)号:US11908742B2
公开(公告)日:2024-02-20
申请号:US17347332
申请日:2021-06-14
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Yi-Jing Lee , Jeng-Wei Yu , Li-Wei Chou , Tsz-Mei Kwok , Ming-Hua Yu
IPC: H01L29/66 , H01L21/822 , H01L21/8234 , H01L21/8238 , H01L27/088 , H01L27/092 , H01L29/417 , H01L29/78 , H01L21/84 , H01L27/06
CPC classification number: H01L21/8221 , H01L21/823431 , H01L21/823821 , H01L21/84 , H01L27/0688 , H01L27/0886 , H01L27/0924 , H01L29/41791 , H01L29/66795 , H01L29/7851 , H01L21/823814 , H01L21/823871
Abstract: A semiconductor device and method of forming the same is disclosed. The semiconductor device includes a semiconductor substrate, a first fin and a second fin extending from the semiconductor substrate, a first lower semiconductor feature over the first fin, a second lower semiconductor feature over the second fin. Each of the first and second lower semiconductor features includes a top surface bending downward towards the semiconductor substrate in a cross-sectional plane perpendicular to a lengthwise direction of the first and second fins. The semiconductor device also includes an upper semiconductor feature over and in physical contact with the first and second lower semiconductor features, and a dielectric layer on sidewalls of the first and second lower semiconductor features.
-
公开(公告)号:US20230253207A1
公开(公告)日:2023-08-10
申请号:US17656921
申请日:2022-03-29
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Han-Yu Tang , Ming-Hua Yu , Yee-Chia Yeo
IPC: H01L21/263 , H01L21/02 , G02B27/09 , B23K26/362 , B23K26/402 , B23K26/08 , B23K26/06
CPC classification number: H01L21/2633 , H01L21/0262 , G02B27/0955 , B23K26/362 , B23K26/402 , B23K26/0823 , B23K26/0608 , B23K26/0665 , B23K2103/56
Abstract: A method includes forming a plurality of semiconductor regions on a wafer, placing the wafer in an etching chamber, globally heating the wafer using a heating source, and projecting a laser beam on the wafer. When the wafer is heated by both of the heating source and the laser beam, the plurality of semiconductor regions on the wafer are etched.
-
-
-
-
-
-
-
-
-