Silicon carbide MOSFET
    21.
    发明授权
    Silicon carbide MOSFET 失效
    碳化硅MOSFET

    公开(公告)号:US5661312A

    公开(公告)日:1997-08-26

    申请号:US413319

    申请日:1995-03-30

    CPC分类号: H01L29/7827 H01L29/1608

    摘要: A silicon carbide MOSFET (10) is formed to have a high breakdown voltage. A breakdown enhancement layer (20) is formed between a channel region (14) and a drift layer (12). The breakdown enhancement layer (20) has a lower doping concentration that increases the width of a depletion region (24) near a gate insulator (17). The increased depletion region width improves the breakdown voltage.

    摘要翻译: 形成具有高击穿电压的碳化硅MOSFET(10)。 在通道区域(14)和漂移层(12)之间形成击穿增强层(20)。 击穿增强层(20)具有较低的掺杂浓度,其增加栅绝缘体(17)附近的耗尽区(24)的宽度。 增加的耗尽区宽度提高了击穿电压。

    Diode protected semiconductor device
    22.
    发明授权
    Diode protected semiconductor device 失效
    二极管保护半导体器件

    公开(公告)号:US5399893A

    公开(公告)日:1995-03-21

    申请号:US111326

    申请日:1993-08-24

    CPC分类号: H01L27/0255

    摘要: A diode protected semiconductor device appropriate for the output of a radio frequency amplifier, which can withstand substantial power reflection due to output impedance mismatch, is provided. The device may be implemented monolithically, in the form of a field effect transistor (FET) (14) having a back to back diode pair (17) connecting the drain (18) to the source (19). The FET comprises multiple transistor portions (28) coupled together. The diode pair comprises corresponding diode pair portions (37) coupled together. The configuration provides easy integration of the diode pair (17) into typical FET structures.

    摘要翻译: 提供了适合于能够承受由于输出阻抗失配引起的功率反射的射频放大器的输出的二极管保护的半导体器件。 该装置可以以具有将漏极(18)连接到源极(19)的背靠背二极管对(17)的场效应晶体管(FET)(14)的形式单片地实现。 FET包括耦合在一起的多个晶体管部分(28)。 二极管对包括耦合在一起的对应的二极管对部分(37)。 该配置可以将二极管对(17)简单集成到典型的FET结构中。

    Dual-gate gallium arsenide power metal semiconductor field effect
transistor
    24.
    发明授权
    Dual-gate gallium arsenide power metal semiconductor field effect transistor 失效
    双栅砷化镓功率金属半导体场效应晶体管

    公开(公告)号:US4870478A

    公开(公告)日:1989-09-26

    申请号:US184213

    申请日:1988-04-21

    IPC分类号: H01L29/80 H01L29/812

    CPC分类号: H01L29/8124

    摘要: A dual-gate gallium arsenide power MESFET chip comprising a source region surrounded by a first gate, a second surrounding the first gate, a drain region juxtaposed to said second gate, and a shorting bar which couples the second gate to the source region. This combination, used in a multi-fingered application, provides a reverse breakdown voltage substantially higher than prior art devices.

    摘要翻译: 一种双栅极砷化镓电源MESFET芯片,包括由第一栅极围绕的源极区域,围绕第一栅极的第二栅极,与所述第二栅极并置的漏极区域以及将第二栅极耦合到源极区域的短路棒。 用于多指应用的这种组合提供了比现有技术的装置大得多的反向击穿电压。

    Lateral gate, vertical drift region transistor
    25.
    发明授权
    Lateral gate, vertical drift region transistor 失效
    横向栅极,垂直漂移区晶体管

    公开(公告)号:US6146926A

    公开(公告)日:2000-11-14

    申请号:US136492

    申请日:1998-08-19

    摘要: A lateral gate, vertical drift region transistor including a drain positioned on one surface of a substrate and a doped structure having a buried region therein positioned on the other surface of the substrate. The buried region defining a drift region in the doped structure extending vertically from the substrate and further defining a doped region in communication with the drift region and adjacent the surface of the doped structure. A source positioned on the doped structure in communication with the doped region and an implant region positioned in the doped region adjacent the surface and in communication with the source and buried region. An insulating layer positioned on the doped structure with a metal gate positioned on the insulating layer so as to define an inversion region in the implant region extending laterally adjacent the control terminal and communicating with the drift region and the source.

    摘要翻译: 横向栅极,垂直漂移区晶体管,其包括位于衬底的一个表面上的漏极和其中位于衬底的另一表面上的埋入区的掺杂结构。 所述掩埋区域限定在所述掺杂结构中的漂移区域,所述漂移区域从所述衬底垂直延伸,并进一步限定与所述漂移区域相邻并且与所述掺杂结构的表面相邻的掺杂区域。 位于与掺杂区域连通的掺杂结构上的源极和位于邻近表面并与源极和掩埋区域连通的掺杂区域中的注入区域。 绝缘层,其位于所述掺杂结构上,金属栅极位于所述绝缘层上,以便在所述注入区域中限定反向区域,所述反转区域横向延伸延伸到所述控制端子并且与所述漂移区域和所述源极连通。

    Lateral gate vertical drift region transistor
    26.
    发明授权
    Lateral gate vertical drift region transistor 失效
    横向栅极垂直漂移区晶体管

    公开(公告)号:US5917203A

    公开(公告)日:1999-06-29

    申请号:US829072

    申请日:1997-03-31

    摘要: A lateral gate, vertical drift region transistor including a drain positioned on one surface of a substrate and a doped structure having a buried region therein positioned on the other surface of the substrate. The buried region defining a drift region in the doped structure extending vertically from the substrate and further defining a doped region in communication with the drift region and adjacent the surface of the doped structure. A source positioned on the doped structure in communication with the doped region and an implant region positioned in the doped region adjacent the surface and in communication with the source and buried region. An insulating layer positioned on the doped structure with a metal gate positioned on the insulating layer so as to define an inversion region in the implant region extending laterally adjacent the control terminal and communicating with the drift region and the source.

    摘要翻译: 横向栅极,垂直漂移区晶体管,其包括位于衬底的一个表面上的漏极和其中位于衬底的另一表面上的埋入区的掺杂结构。 所述掩埋区域限定在所述掺杂结构中的漂移区域,所述漂移区域从所述衬底垂直延伸,并进一步限定与所述漂移区域相邻并且与所述掺杂结构的表面相邻的掺杂区域。 位于与掺杂区域连通的掺杂结构上的源极和位于邻近表面并与源极和掩埋区域连通的掺杂区域中的注入区域。 绝缘层,其位于所述掺杂结构上,金属栅极位于所述绝缘层上,以便在所述注入区域中限定反向区域,所述反转区域横向延伸延伸到所述控制端子并且与所述漂移区域和所述源极连通。

    Silicon carbide transistor and method
    27.
    发明授权
    Silicon carbide transistor and method 失效
    碳化硅晶体管及方法

    公开(公告)号:US5885860A

    公开(公告)日:1999-03-23

    申请号:US874433

    申请日:1997-06-16

    摘要: A silicon carbide MESFET (10) is formed to have a source (21) and a drain (22) that are self-aligned to a gate (16) of the MESFET (10). The gate (16) is formed to have a T-shaped structure with a gate-to-source spacer (18) and gate-to-drain spacer (19) along each side of a base of the gate (16). The gate (16) is used as a mask for implanting dopants to form the source (21) and drain (22). A laser annealing is performed after the implantation to activate the dopants. Because the laser annealing is a low temperature operation, the gate (16) is not detrimentally affected during the annealing.

    摘要翻译: 形成碳化硅MESFET(10)以具有与MESFET(10)的栅极(16)自对准的源极(21)和漏极(22)。 栅极(16)形成为具有沿着栅极(16)的基底的每一侧的栅极至源极隔离物(18)和栅极 - 漏极间隔物(19)的T形结构。 栅极(16)用作用于注入掺杂剂以形成源极(21)和漏极(22)的掩模。 在植入之后进行激光退火以激活掺杂剂。 因为激光退火是低温操作,所以在退火过程中栅极(16)不会受到不利影响。