CMOS transistor and method for fabricating the same, display panel and display device

    公开(公告)号:US10991724B2

    公开(公告)日:2021-04-27

    申请号:US16227012

    申请日:2018-12-20

    Inventor: Chunsheng Jiang

    Abstract: The present disclosure provides a CMOS transistor and a method for fabricating the same, a display panel and a display device. The method includes: forming a first gate electrode, a second gate electrode, a first active layer, a second active layer, a first source electrode, a second source electrode, a first drain electrode and a second drain electrode on a base substrate; and injecting first dopant ions into the first active layer and injecting second dopant ions into the second active layer by a doping process, wherein a concentration of the first dopant ions is smaller than that of the second dopant ions, the first active layer is an n-type active layer, and the second active layer is a p-type active layer.

    Array Substrate, Method of Manufacturing Array Substrate and Display Device
    37.
    发明申请
    Array Substrate, Method of Manufacturing Array Substrate and Display Device 有权
    阵列基板,阵列基板和显示装置的制造方法

    公开(公告)号:US20160300869A1

    公开(公告)日:2016-10-13

    申请号:US15068928

    申请日:2016-03-14

    Abstract: Embodiments of the present invention disclose an array substrate, a method of manufacturing an array substrate and a display device, which belong to field of display technology. The method includes: forming a gate metal pattern and a gate insulating layer in turn on a base substrate; forming a source-drain metal pattern that is made of a preset metal on the base substrate, on which the gate insulating layer is formed, the source-drain metal pattern comprising a source electrode and a drain electrode and the preset metal including at least copper; forming a silicon nitride layer and a silicon oxide layer in turn on the base substrate, which compose a passivation layer; forming a trench in the passivation layer at a position corresponding to a gap between the source electrode and the drain electrode, wherein a width of the trench in the silicon oxide layer is smaller than a width of the trench in the silicon nitride layer and is larger than or equal to a distance of the gap between the source electrode and the drain electrode; forming an oxide trench pattern on the source-drain metal pattern, with is not in contact with the silicon nitride layer. The present invention solves problems of high-degree oxidation of copper metal layer and poorer display performance of an existing array substrate, and achieves advantages of reducing oxidation of copper metal layer and improving display performance of the array substrate for a display device.

    Abstract translation: 本发明的实施例公开了属于显示技术领域的阵列基板,阵列基板的制造方法和显示装置。 该方法包括:依次在基底基板上形成栅极金属图案和栅极绝缘层; 在其上形成有栅极绝缘层的基底基板上形成由预置金属制成的源极 - 漏极金属图案,所述源极 - 漏极金属图案包括源极和漏极,并且所述预设金属至少包括铜 ; 依次在形成钝化层的基底上形成氮化硅层和氧化硅层; 在与源电极和漏电极之间的间隙相对应的位置处在钝化层中形成沟槽,其中氧化硅层中的沟槽的宽度小于氮化硅层中的沟槽的宽度并且较大 不大于或等于源电极和漏电极之间的间隙的距离; 在源极 - 漏极金属图案上形成氧化物沟槽图案,其不与氮化硅层接触。 本发明解决了铜金属层的高度氧化和现有阵列基板的显示性能差的问题,并且具有减少铜金属层的氧化和提高显示装置的阵列基板的显示性能的优点。

    Thin film transistor and manufacturing method thereof, array substrate and display device
    40.
    发明授权
    Thin film transistor and manufacturing method thereof, array substrate and display device 有权
    薄膜晶体管及其制造方法,阵列基板及显示装置

    公开(公告)号:US09368637B2

    公开(公告)日:2016-06-14

    申请号:US14348763

    申请日:2013-07-15

    Abstract: A thin film transistor (TFT) and manufacturing method thereof, an array substrate and a display device are provided. The thin film transistor comprises a substrate; an active layer formed on the substrate; a first conductive contact layer and a second conductive contact layer formed on the active layer; an etch-stop layer formed over the first contact layer and the second contact layer; and a source connected with the first contact layer, a drain connected with the second contact layer and a gate arranged between the source and the drain formed over the etch-stop layer. The TFT has a simple structure and better performance.

    Abstract translation: 提供薄膜晶体管(TFT)及其制造方法,阵列基板和显示装置。 薄膜晶体管包括基板; 形成在所述基板上的有源层; 第一导电接触层和形成在有源层上的第二导电接触层; 形成在所述第一接触层和所述第二接触层上的蚀刻停止层; 以及与第一接触层连接的源极,与第二接触层连接的漏极和布置在蚀刻停止层上形成的源极和漏极之间的栅极。 TFT具有结构简单,性能更好的特点。

Patent Agency Ranking