Abstract:
An electrical conductor includes a substrate; and a first conductive layer disposed on the substrate and including a plurality of metal oxide nanosheets, wherein adjacent metal oxide nanosheets of the plurality of metal oxide nanosheets contact to provide an electrically conductive path between the contacting metal oxide nanosheets, wherein the plurality of metal oxide nanosheets include an oxide of Re, V, Os, Ru, Ta, Ir, Nb, W, Ga, Mo, In, Cr, Rh, Mn, Co, Fe, or a combination thereof, and wherein the metal oxide nanosheets of the plurality of metal oxide nanosheets have an average lateral dimension of greater than or equal to about 1.1 micrometers. Also an electronic device including the electrical conductor, and a method of preparing the electrical conductor.
Abstract:
An electrical conductor includes a substrate; and a first conductive layer disposed on the substrate and including a plurality of metal oxide nanosheets, wherein adjacent metal oxide nanosheets of the plurality of metal oxide nanosheets contact to provide an electrically conductive path between the contacting metal oxide nanosheets, wherein the plurality of metal oxide nanosheets include an oxide of Re, V, Os, Ru, Ta, Ir, Nb, W, Ga, Mo, In, Cr, Rh, Mn, Co, Fe, or a combination thereof, and wherein the metal oxide nanosheets of the plurality of metal oxide nanosheets have an average lateral dimension of greater than or equal to about 1.1 micrometers. Also an electronic device including the electrical conductor, and a method of preparing the electrical conductor.
Abstract:
A method of preparing a conductor including a first conductive layer including a plurality of metal oxide nanosheets, the method including: preparing a coating liquid including a plurality of metal oxide nanosheets, wherein an intercalant is attached to a surface of the nanosheets, applying the coating liquid to a substrate to provide a first conductive layer including a plurality of metal oxide nanosheets, and performing a surface treatment on the first conductive layer to remove at least a portion of the intercalant.
Abstract:
A conductive complex includes a conductive nanobody network including a plurality of conductive nanobodies randomly arranged, and an overcoat layer including zero-dimensionally, one-dimensionally or two-dimensionally shaped non-conductive nanobodies covering the conductive nanobody network. A method of manufacturing the same and an electronic device including the conductive complex are also disclosed.
Abstract:
A semiconductor device includes an insulating structure on a semiconductor substrate, lower conductive patterns in the insulating structure, upper conductive patterns on the insulating structure, conductive vias in the insulating structure and connecting at least one of the upper conductive patterns to at least one of the lower conductive patterns, a protective layer covering the insulating structure and the upper conductive patterns, an etch stop layer covering the protective layer, a first passivation layer on portions of the etch stop layer between the upper conductive patterns, and an upper passivation layer on the first passivation layer.
Abstract:
A semiconductor package includes a plurality of first semiconductor chips sequentially stacked, each of the first semiconductor chips including a circuit layer on a first surface of a first substrate, a through-silicon via passing through the first substrate, and a bump pad connected to the through-silicon via, and a second semiconductor chip on an uppermost first semiconductor chip, the second semiconductor chip including a circuit layer on a first surface of a second substrate, and a thermal path via in the second substrate.
Abstract:
The present disclosure relates to a 5th generation (5G) or pre-5G communication system for supporting higher data transmission rates than 4th generation (4G) communication systems such as Long-Term Evolution (LTE). According to one or more embodiments, an antenna includes: a first metal patch; a second metal patch; a feeding circuit; and a substrate. The first metal patch and the second metal patch are arranged on the substrate. The feeding circuit is coupled to the substrate and is spaced apart from the first metal patch.
Abstract:
A semiconductor device includes a stacked structure disposed on a substrate. The stacked structure includes a plurality of insulation layers and a plurality of electrode layers alternately stacked in a third direction intersecting with first and second directions. A plurality of channel structures extends through the stacked structure in the third direction. A first wiring group includes a plurality of first horizontal wirings disposed on the stacked structure that are arranged in the first direction and extends in the second direction. A second wiring group includes a plurality of second horizontal wirings disposed on the stacked structure that are arranged in the first direction and extends in the second direction. Each of the plurality of first and second horizontal wirings are connected to corresponding one of the plurality of channel structures. A first line identifier is disposed between the first wiring group and the second wiring group.
Abstract:
A decoupling capacitor structure includes an insulating division pattern, conductive pads, lower electrode sets, a support structure, a dielectric layer, and an upper electrode structure. The conductive pads are at opposite sides of the insulating division pattern. The lower electrode sets are spaced apart from each other in a horizontal direction on each conductive pad. The support structure contacts and connects sidewalls of the lower electrodes. The dielectric layer is on the lower electrodes and the support structure. The upper electrode structure is on the dielectric layer. The lower electrode sets include first lower electrodes adjacent to the insulating division pattern and second lower electrodes spaced apart from the first lower electrodes in the horizontal direction. The support structure defines an opening between the second lower electrodes. The opening is not formed between the first lower electrodes or between the first lower electrodes the second lower electrodes.
Abstract:
A method and apparatus for image restoration based on burst images. The method includes generating a plurality of feature representations corresponding to individual images of a burst image set by encoding the individual images, determining a reference feature representation from among the plurality of feature representations, determining a first comparison pair including the reference feature representation and a first feature representation of the plurality of feature representations, generating a first motion-embedding feature representation of the first comparison pair based on a similarity score map of the reference feature representation and the first feature representation, generating a fusion result by fusing a plurality of motion-embedding feature representations including the first motion-embedding feature representation, and generating at least one restored image by decoding the fusion result.