公开(公告)号：US5550406A

公开(公告)日：1996-08-27

申请号：US170136

申请日：1993-12-20

申请人： John McCormick

发明人： John McCormick

IPC分类号： G01R1/073 ,  H01L21/60 ,  H01L21/607 ,  H01L23/13 ,  H01L23/31 ,  H01L23/367 ,  H01L23/495 ,  H01L23/498 ,  H01L23/50 ,  H01L23/58 ,  H01L23/02 ,  H01L23/48 ,  H01L23/52

CPC分类号： G01R1/07342 ,  H01L22/32 ,  H01L23/13 ,  H01L23/3121 ,  H01L23/3128 ,  H01L23/3675 ,  H01L23/49572 ,  H01L23/49822 ,  H01L23/49833 ,  H01L23/4985 ,  H01L23/50 ,  H01L24/86 ,  H01L2224/45144 ,  H01L2224/48091 ,  H01L2224/48227 ,  H01L2224/48472 ,  H01L2224/4899 ,  H01L2224/49109 ,  H01L2224/49171 ,  H01L24/45 ,  H01L24/48 ,  H01L24/49 ,  H01L2924/00014 ,  H01L2924/01004 ,  H01L2924/01005 ,  H01L2924/01006 ,  H01L2924/01013 ,  H01L2924/01027 ,  H01L2924/01029 ,  H01L2924/01033 ,  H01L2924/01047 ,  H01L2924/01074 ,  H01L2924/01077 ,  H01L2924/01078 ,  H01L2924/01079 ,  H01L2924/01082 ,  H01L2924/014 ,  H01L2924/09701 ,  H01L2924/10253 ,  H01L2924/14 ,  H01L2924/15153 ,  H01L2924/15165 ,  H01L2924/1517 ,  H01L2924/15173 ,  H01L2924/15311 ,  H01L2924/181 ,  H01L2924/19041 ,  H01L2924/30105 ,  H01L2924/30107 ,  H01L2924/3011 ,  H01L2924/3025 ,  Y10T29/49121 ,  Y10T29/49135 ,  Y10T29/49151

摘要： One or two, or more, additional conductive layers, separated from one another (if two or more) and separated from a patterned (signal) conductive layer are formed in a flexible substrate, for mounting a semiconductor die in a semiconductor device assembly. These additional layers are used as separate planes for carrying power and/or ground from outside the assembly to the die, on a separate plane from signals entering or exiting the die. TAB processes are disclosed for cutting, bending and bonding inner and outer portions of selected signal layer traces to respective inner and outer edge portions of the additional conductive layer(s), including a two-stage process of (1) first cutting, bending and tacking the selected traces to the additional layer(s), and then (2) repositioning a bonding tool and securely bonding the selected traces to the additional layer(s). A tool (die pedestal) for aiding in the assembly process is also disclosed. The present invention further provides a wafer probe card which includes a multi-layer, relatively flexible tape-like substrate having a first conductive layer patterned to have a number of probe leads. The first conductive layer of probe leads are formed on an insulating layer having an inner peripheral edge defining a central opening in which an IC die is placed for testing. The insulating layer further includes inner and outer peripheral openings therethrough and a second conductive layer is provided on a side of the insulating layer opposite the probe leads. Inner and outer edge portions of the second conductive layer are exposed through the inner and outer peripheral openings, respectively. Selected probe leads are cut at an edge of the inner and outer peripheral openings in the insulating layer, bent past the insulating layer and bonded to the exposed inner and outer edge portions of the second conductive layer.

公开(公告)号：USD341129S

公开(公告)日：1993-11-09

申请号：US934189

申请日：1992-08-21

申请人： John McCormick

设计人： John McCormick