-
公开(公告)号:US20180158510A1
公开(公告)日:2018-06-07
申请号:US15888517
申请日:2018-02-05
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Hidehiro Fujiwara , Hung-Jen Liao , Hsien-Yu Pan , Yen-Huei Chen , Mahmut Sinangil
IPC: G11C11/412 , H01L27/11 , G11C8/14 , G11C11/418 , G11C11/419
CPC classification number: G11C11/412 , G11C8/14 , G11C11/418 , G11C11/419 , H01L27/1104
Abstract: Some embodiments relate to an SRAM cell layout including upper and lower cell edges and left and right cell edges. A first power rail extends generally in parallel with and lies along the left cell edge or the right cell edge. The first power rail is coupled to a first power supply. A second power rail extends generally in parallel with the first power rail and is arranged equidistantly between the left and right cell edges. A first bitline extends in parallel with the first power rail and the second power rail and is arranged to a first side of the second power rail. A second bitline, which is complementary to the first bitline, extends in parallel with the first power rail and the second power rail and is arranged to a second side of the second power rail.
-
公开(公告)号:US09979399B2
公开(公告)日:2018-05-22
申请号:US15073948
申请日:2016-03-18
Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Inventor: Chien-Yuan Chen , Cheng Hung Lee , Hung-Jen Liao , Hau-Tai Shieh , Che-Ju Yeh
IPC: H03L5/00 , H03K19/0185
CPC classification number: H03K19/018521
Abstract: A circuit is disclosed. The circuit includes eight MOD transistors and a capacitor, the first MOS transistor having a source coupled to a first predetermined supply voltage (VDDM), a second MOS transistor having a source coupled to a first predetermined supply voltage VDDM, a third MOS transistor having a source coupled to a drain of the first MOS transistor, a fourth MOS transistor having a source coupled to a drain of the second MOS transistor, a fifth MOS transistor having a source coupled to a drain of the third MOS transistor and a gate of the second MOS transistor, and a gate coupled to a gate of the third MOS transistor and an input node, and a drain coupled to ground, a sixth MOS transistor having a source coupled to a drain of the fourth MOS transistor and a gate of the first MOS transistor and an output node.
-
公开(公告)号:US09659620B2
公开(公告)日:2017-05-23
申请号:US14670241
申请日:2015-03-26
Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Inventor: Yen-Huei Chen , Hung-Jen Liao , Chih-Yu Lin , Jonathan Tsung-Yung Chang , Wei-Cheng Wu
IPC: G11C11/34 , G11C7/00 , G11C8/00 , G11C8/08 , G11C11/418
CPC classification number: G11C8/08 , G11C11/418
Abstract: An electronic device is disclosed that includes memory cells, a word line, a selection unit and a self-boosted driver. The memory cells are configured to store data. The word line is coupled to the memory cells. The selection unit is disposed at a first terminal of the word line, and is configured to transmit a selection signal to activate the word line according to one of a read command and a write command. The self-boosted driver is disposed at a second terminal of the word line, and is configured to pull up a voltage level of the word line according to a voltage level of the word line and a control signal.
-
公开(公告)号:US09142275B2
公开(公告)日:2015-09-22
申请号:US13665031
申请日:2012-10-31
Applicant: Taiwan Semiconductor Manufacturing Co. Ltd.
Inventor: Li-Wen Wang , Chih-Yu Lin , Yen-Huei Chen , Hung-Jen Liao
CPC classification number: G11C8/08 , G11C7/00 , G11C8/00 , G11C11/4063 , G11C16/04 , G11C29/021 , G11C29/025 , G11C29/028 , G11C2029/1202
Abstract: Some aspects of the present disclosure a method. In this method, a wordline voltage is provided to a wordline, which is coupled to a plurality of memory cells. A boost enable signal is provided. The state of the boost enable signal is indicative of whether the wordline voltage at a predetermined position on the wordline has reached a non-zero, predetermined wordline voltage. The wordline voltage is selectively boosted to a boosted wordline voltage level based on the boost enable signal.
Abstract translation: 本公开的一些方面是一种方法。 在该方法中,字线电压被提供给字线,该字线耦合到多个存储器单元。 提供升压使能信号。 升压使能信号的状态表示字线上的预定位置的字线电压是否达到非零预定字线电压。 基于升压使能信号,字线电压被选择性地升压到升压的字线电压电平。
-
公开(公告)号:US11948627B2
公开(公告)日:2024-04-02
申请号:US17818386
申请日:2022-08-09
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Hidehiro Fujiwara , Chih-Yu Lin , Sahil Preet Singh , Hsien-Yu Pan , Yen-Huei Chen , Hung-Jen Liao
IPC: G11C11/419 , G11C5/14 , G11C7/12 , G11C11/412 , G11C11/418 , H03K19/013
CPC classification number: G11C11/419 , G11C5/147 , G11C7/12 , G11C11/412 , G11C11/418 , H03K19/0136
Abstract: A write assist circuit can include a control circuit and a voltage generator. The control circuit can be configured to receive memory address information associated with a memory write operation for memory cells. The voltage generator can be configured to provide a reference voltage to one or more bitlines coupled to the memory cells. The voltage generator can include two capacitive elements, where during the memory write operation, (i) one of the capacitive elements can be configured to couple the reference voltage to a first negative voltage, and (ii) based on the memory address information, both capacitive elements can be configured to cumulatively couple the reference voltage to a second negative voltage that is lower than the first negative voltage.
-
公开(公告)号:US11728789B2
公开(公告)日:2023-08-15
申请号:US17406273
申请日:2021-08-19
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Chia-Chen Kuo , Yangsyu Lin , Yu-Hao Hsu , Cheng Hung Lee , Hung-Jen Liao , Jonathan Tsung-Yung Chang
IPC: H03K3/012
CPC classification number: H03K3/012
Abstract: The present disclosure describes an example circuit for selecting a voltage supply. The circuit includes a first control switch, a first voltage supply switch, a second control switch, and a second voltage supply switch. The first control switch is configured to receive a control signal and a first voltage supply. The first voltage supply switch is electrically coupled to the first control switch and is configured to receive a second voltage supply. The second voltage supply switch is electrically coupled to the second control switch and configured to receive the first voltage supply. The first and second voltage supply switches are configured to selectively output the first and second voltage supplies based on the control signal.
-
公开(公告)号:US11024633B2
公开(公告)日:2021-06-01
申请号:US16562299
申请日:2019-09-05
Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Inventor: Hidehiro Fujiwara , Wei-Min Chan , Chih-Yu Lin , Yen-Huei Chen , Hung-Jen Liao
IPC: H01L27/11 , H01L23/528 , H01L27/02 , H01L21/321 , H01L21/768
Abstract: A device is disclosed that includes a memory bit cell coupled to a bit line, a word line, a pair of metal islands and a pair of connection metal lines. The word line is electrically coupled to the memory bit cell and is elongated in a first direction. The pair of metal islands are disposed at opposite sides of the word line and are electrically coupled to a power supply. The pair of connection metal lines are elongated in a second direction, and are configured to electrically couple the pair of metal islands to the memory bit cell, respectively. The pair of connection metal lines are separated from the bit line in a layout view. A method of fabricating the device is also provided.
-
公开(公告)号:US10964389B2
公开(公告)日:2021-03-30
申请号:US16911049
申请日:2020-06-24
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Hidehiro Fujiwara , Hung-Jen Liao , Hsien-Yu Pan , Chih-Yu Lin , Yen-Huei Chen , Chien-Chen Lin
IPC: G11C15/00 , G11C15/04 , H01L27/02 , G11C11/412
Abstract: A cell structure is disclosed. The cell structure includes a first unit comprising a first group of transistors and a first data latch, a second unit comprising a second group of transistors and a second data latch a read port unit comprising a plurality of p-type transistors, a search line and a complementary search line, the search line and the complementary search line function as input of the cell structure, and a master line, the master line functions as an output of the cell structure, the first unit is coupled to the second unit, both the first and the second units are coupled to the read port unit. According to some embodiments, the first data latch comprises a first and a second p-type transistors, a first and a second n-type transistors.
-
公开(公告)号:US10964355B2
公开(公告)日:2021-03-30
申请号:US16744076
申请日:2020-01-15
Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Inventor: Jonathan Tsung-Yung Chang , Cheng-Hung Lee , Chi-Ting Cheng , Hung-Jen Liao , Jhon-Jhy Liaw , Yen-Huei Chen
Abstract: A device includes a memory array. The memory array includes a first sub-bank, a first strap cell coupled to the first sub-bank, and a first continuous data line. The first continuous data line includes a first portion and a second portion coupled to the first sub-bank via the first strap cell. The first portion of the first continuous data line is disposed above the first strap cell and the second portion of the first continuous data line is disposed above the first portion of the first continuous data line.
-
公开(公告)号:US10832765B2
公开(公告)日:2020-11-10
申请号:US16376640
申请日:2019-04-05
Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
Inventor: Hidehiro Fujiwara , Hung-Jen Liao , Hsien-Yu Pan , Chih-Yu Lin , Yen-Huei Chen , Sahil Preet Singh
IPC: G11C11/419 , G11C11/412
Abstract: A read assist circuit is disclosed that selectively provides read assistance to a number of memory cells during a read operation of the number of memory cells. The read assist circuit includes a voltage divider circuit and a number of write line driver circuits. The voltage divider circuit is configured to voltage-divide a power supply voltage and provide a source write line voltage at an output of the voltage divider circuit to the number of write line driver circuits. Each write line driver circuit is configured to receive the source write line voltage and selectively apply the source write line voltage to a corresponding write line according to a corresponding individual enable signal that controls each write driver circuit. Further, each write line driver circuit is coupled to a corresponding memory cell of the number of memory cells via the corresponding write line so that the corresponding write line provides a corresponding write line voltage to provide read assistance during the read operation.
-
-
-
-
-
-
-
-
-