中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

2029 records (took 0.025 seconds)

    CIRCUIT LAYOUT STRUCTURE
    662.
    发明申请
    CIRCUIT LAYOUT STRUCTURE 审中-公开

    公开(公告)号：US20180235079A1

    公开(公告)日：2018-08-16

    申请号：US15889694

    申请日：2018-02-06

    Applicant: ASUSTEK COMPUTER INC.

    Inventor： Hank LIN ,  Bin-Chyi TSENG ,  Tsung-Chieh YEN

    IPC: H05K1/02

    Abstract: A circuit layout structure is provided. In the circuit layout structure, a transmission line group is disposed on a substrate. In its first differential signal transmission line pair, a first negative polarity transmission line is parallel to a first positive polarity transmission line and is configured to transmit a first negative polarity transmission signal of a first differential signal. In a second differential signal transmission line pair, a second positive polarity transmission line is parallel to a single-ended signal transmission line and is configured to transmit a second positive polarity transmission signal of a second differential signal. The second negative polarity transmission line is parallel to the second positive polarity transmission line. The single-ended signal transmission line is disposed between the first differential signal transmission line pair and the second differential signal transmission line pair.

    METHOD AND APPARATUS FOR TIMING RELATIONSHIP BETWEEN CONTROL CHANNEL AND DATA CHANNEL IN A WIRELESS COMMUNICATION SYSTEM
    663.
    发明申请
    METHOD AND APPARATUS FOR TIMING RELATIONSHIP BETWEEN CONTROL CHANNEL AND DATA CHANNEL IN A WIRELESS COMMUNICATION SYSTEM 审中-公开

    公开(公告)号：US20180206263A1

    公开(公告)日：2018-07-19

    申请号：US15870077

    申请日：2018-01-12

    Applicant: ASUSTek Computer Inc.

    Inventor： Ko-Chiang Lin

    IPC: H04W72/12 ,  H04W72/04

    CPC classification number: H04W72/1278 ,  H04W56/003 ,  H04W72/0446 ,  H04W72/1289

    Abstract: A method and apparatus are disclosed from the perspective of a User Equipment (UE). In one embodiment, the method includes the UE receiving a first control information which schedules a transmission of a first data transmission with data transmission period of a first time interval. The method also includes the UE receiving a second control information which schedules a transmission of a second data transmission with data transmission period of a second time interval, wherein the first data transmission and the second data transmission does not overlap in time domain. The method further includes the UE performing a processing to the first data transmission according to the first control information, and the UE does not perform the processing to the second data transmission according to the second control information.

    CHARGING PROTECTION DEVICE AND METHOD THEREOF
    664.
    发明申请
    CHARGING PROTECTION DEVICE AND METHOD THEREOF 审中-公开

    公开(公告)号：US20180205243A1

    公开(公告)日：2018-07-19

    申请号：US15851995

    申请日：2017-12-22

    Applicant: ASUSTeK COMPUTER INC.

    Inventor： Wei-Gen Chung ,  CHIEN-CHUNG LO ,  Ming-Ting Tsai ,  Yue-Han Wu ,  TSUNG-HAN WU

    IPC: H02J7/00

    CPC classification number: H02J7/0029 ,  H02J7/0052 ,  H02J2007/0039 ,  H02J2007/0062

    Abstract: A charging protection device comprises a universal serial bus (USB) interface, a resistance circuit, a detection circuit and a control circuit. The universal serial bus interface includes a configuration channel. The resistance circuit includes a pull-down resistor coupled between the configuration channel and a ground GND. The detection circuit is configured to detect an abnormal charging condition. The detection circuit generates an abnormal signal when the abnormal charging condition occurs. The control circuit is coupled to the detection circuit and configured to change a voltage value on the pull-down resistor to be out of a preset voltage range according to the abnormal signal.

    ELECTRONIC DEVICE AND OPERATION METHOD OF SELECTING A FUNCTION ITEM THEREOF
    666.
    发明申请
    ELECTRONIC DEVICE AND OPERATION METHOD OF SELECTING A FUNCTION ITEM THEREOF 审中-公开

    公开(公告)号：US20180203486A1

    公开(公告)日：2018-07-19

    申请号：US15853349

    申请日：2017-12-22

    Applicant: ASUSTEK COMPUTER INC.

    Inventor： Wean-Fong LOI ,  Yue-Hin Victor KONG ,  Ee-Fun TEO

    IPC: G06F1/16 ,  G06F21/36 ,  G06F3/0488 ,  H04M1/725

    Abstract: An electronic device and an operation method of selecting a function item are provided. The operation method is applied to an electronic device. The operation method comprises the following steps: receiving a sliding instruction of a sliding path via the touch display and displaying a first pattern on the touch display. The first pattern includes the first function item or the second function item corresponding to the sliding path. A sliding track is displayed on an outer periphery of the first pattern corresponding to a sliding distance of the sliding instruction. When the sliding track meets a predetermined path, a function corresponding to the first function item or the second function item is executed by the processing unit.

    Power supply device
    669.
    发明授权
    Power supply device 有权

    公开(公告)号：US10014779B2

    公开(公告)日：2018-07-03

    申请号：US15367161

    申请日：2016-12-01

    Applicant: ASUSTeK COMPUTER INC.

    Inventor： Hao-Chien Cheng ,  Ching-Fu Cheng ,  Hsiao-Wen Chen

    IPC: G05F1/00 ,  H02M3/158 ,  H02M1/32

    CPC classification number: H02M3/1584 ,  H02M1/32 ,  H02M3/1588 ,  Y02B70/1466

    Abstract: A power supply device includes a power supply module, a voltage regulator module and an over-voltage protection (OVP) module. The power supply module is utilized to provide a standby voltage signal. The voltage regulator module includes a phase modulator circuit. The phase modulator circuit includes a high-side power transistor, a low-side power transistor and a phase inductor. The OVP module is utilized to transmit the standby voltage signal to the phase modulator circuit and detect a detection potential on the phase modulator circuit. The OVP module selectively conducts the low-side power transistor of the phase modulator circuit according to the detection potential.

    WEARABLE ELECTRONIC DEVICE
    670.
    发明申请
    WEARABLE ELECTRONIC DEVICE 审中-公开

    公开(公告)号：US20180175486A1

    公开(公告)日：2018-06-21

    申请号：US15828589

    申请日：2017-12-01

    Applicant: ASUSTeK COMPUTER INC.

    Inventor： Yi-Ting Hsieh ,  Saou-Wen Su ,  Cheng-Tse Lee

    IPC: H01Q1/27 ,  H04N5/64 ,  G04G21/04 ,  H01Q21/28 ,  H01Q7/00 ,  H01Q1/22

    CPC classification number: H01Q1/273 ,  G04G21/04 ,  H01Q1/22 ,  H01Q1/48 ,  H01Q7/005 ,  H01Q21/28 ,  H04N5/64

    Abstract: A wearable electronic device includes a device body, a wearable body, a circuit board, an antenna system and a conductive extension portion. The device body includes an upper casing and a lower casing. A feeding portion, a first grounding portion and a second grounding portion are disposed on a periphery of the circuit board. The second grounding portion is electrically connected to the upper casing. The antenna system is disposed on the inner surface of the lower casing. The feeding terminal of the antenna system is electrically connected to the feeding portion of the circuit board. The grounding terminal of the antenna system is electrically connected to the first grounding portion of the circuit board. An end of the conductive extension portion is electrically connected to the upper casing, the other end of the conductive extension portion is extended into the wearable body.

Patent Agency Ranking