摘要:
A power supply circuit according to the present invention is a power supply circuit formed on a semiconductor chip, including: an output transistor section outputting a power supply voltage; and a control circuit for controlling the output transistor section. The output transistor section is arranged in the vicinity of an external input/output terminal of the semiconductor chip.
摘要:
A power supply circuit according to the present invention is a power supply circuit formed on a semiconductor chip, including: an output transistor section outputting a power supply voltage; and a control circuit for controlling the output transistor section. The output transistor section is arranged in the vicinity of an external input/output terminal of the semiconductor chip.
摘要:
A frequency-voltage conversion circuit 21 receives a clock CLK as an input and provides a voltage IVdd in accordance with the frequency of the clock as an output. The input and output characteristic of the frequency-voltage conversion circuit 21 is adjusted to substantially match a given input and output characteristic.
摘要:
A write compensation circuit of a recording device includes a first delay portion driven by a first driving voltage, for receiving a clock signal, delaying the clock signal by a first delay time, and outputting the delayed clock signal, and a voltage supplying portion for supplying the first driving voltage to the first delay portion in such a manner that the first delay time is substantially equal to a clock period of the clock signal.
摘要:
A synchronization control circuit is provided with a first sampling means for sampling the envelope signal of the modulation signal at a first sampling timing, a second sampling means for sampling the envelope signal at a second sampling timing, a third sampling means for sampling the envelope signal at a third sampling timing, a phase error calculation means for calculating a phase error value indicating the amount of synchronization deviation between the modulation signal and the reference clock signal using the outputs of the first, second, and third sampling means, a delay control means for generating a delay control signal on the basis of the phase error value, and a delay generation means for generating the first, second, and third sampling timing by delaying the reference clock signal based on the delay control signal. Thereby, a synchronization control circuit that can reduce the circuit size required for obtaining the synchronization with relative to the Early/Late system can be provided.
摘要:
The present invention provides an equalizer capable of accurately compensating for non-linearity of an input signal due to the asymmetry phenomenon, etc., during the disk production process. Two tap coefficients are provided in a coefficient unit. A comparator compares the value of a middle tap signal, which is a reference signal, and a threshold, so as to produce a selection signal based on the comparison result. The coefficient unit selects one of the two tap coefficients as the selected tap coefficient based on the selection signal, and a tap signal is multiplied with the selected tap coefficient. Thus, it is possible to adaptively switch the tap coefficients of the equalizer as a whole based on the value of the middle tap signal, which is the reference signal. Therefore, it is possible to accurately compensate for the non-linearity of the input signal.
摘要:
A write compensation circuit of a recording device includes a first delay portion driven by a first driving voltage, for receiving a clock signal, delaying the clock signal by a first delay time, and outputting the delayed clock signal, and a voltage supplying portion for supplying the first driving voltage to the first delay portion in such a manner that the first delay time is substantially equal to a clock period of the clock signal.
摘要:
A write compensation circuit of a recording device includes a first delay portion driven by a first driving voltage, for receiving a clock signal, delaying the clock signal by a first delay time, and outputting the delayed clock signal, and a voltage supplying portion for supplying the first driving voltage to the first delay portion in such a manner that the first delay time is substantially equal to a clock period of the clock signal.
摘要:
An encoding efficiency higher than 1 is achieved by accomplishing ternary recording on a recording medium. For this purpose, an 8-bit binary data word is converted to a 5-symbol ternary code word. A look-up table stores a modulation/demodulation table defining the correspondence between the binary data word (8B) and the ternary code word (5T). A table generating circuit generates the modulation/demodulation table to be stored in the look-up table such that each of constraints specified by a plurality of parameters is satisfied. If a PRML (Partial Response Maximum Likelihood) scheme is combined with an 8B5T code thus obtained, a signal-to-noise ratio is improved.
摘要:
An adaptive digital filter of the present invention includes: a pipelined filtering section for performing a filtering operation based on input data and coefficient data so as to output filtered data; and a non-pipelined adaptation section for outputting the coefficient data to the pipelined filtering section by performing a coefficient adaptation operation in a non-pipelined process based on the input data and the filtered data so that the filtered data output from the pipelined filtering section converges to a predetermined reference value.