-
公开(公告)号：US10303574B1
公开(公告)日：2019-05-28
申请号：US14843937
申请日：2015-09-02
Applicant: Amazon Technologies, Inc.
Inventor： Ryan Jeffrey Aalund , Christopher James BeSerra
IPC: G06F11/00 , G06F11/263 , G06F1/20 , G06F11/273 , G05B15/02 , G05D13/62
Abstract: Self-generated thermal stress evaluation concepts are described. In one embodiment, a system includes a computing device, a cooling system, such as fans, that draws heat away from the computing device, and a management controller. The management controller can sense a temperature in the computing device and compare it against a temperature profile. The temperature profile can specify one or more target temperatures in the computing device over time. Based on the comparison, the management controller can adjust a cooling capacity of the cooling system. The adjustment to the cooling capacity can be achieved by reducing the speed of the fans, for example, to raise the temperature in the computing device. Processing tasks can also be executed in the computing device and, in response to the detection of an error in the computing device, the management controller can record the error and a profile for the error for further evaluation.
-
公开(公告)号：US10261880B1
公开(公告)日：2019-04-16
申请号：US15384026
申请日：2016-12-19
Applicant: Amazon Technologies, Inc.
Inventor： Alex Levin , Ron Diamant , Christopher James BeSerra
Abstract: A smart add-in card can be leveraged to perform testing on a host server computer. The add-in card can include an embedded processor and memory. Tests can be downloaded to the add-in card to test a communication bus between the host server computer (motherboard) and the add-in card. In a particular example, a PCIe communication bus couples the motherboard to the add-in card and the tests can inject errors on the PCIe communication bus. The tests can be developed to test errors that are typically difficult to test without the use of special hardware. However, the smart add-in card can be a simple Network Interface Card (NIC) that resides on the host server computer during normal operation and is used for communication other than error testing. By using the NIC as a testing device, repeatable and reliable testing can be obtained.
-
公开(公告)号：US11120136B1
公开(公告)日：2021-09-14
申请号：US16001564
申请日：2018-06-06
Applicant: Amazon Technologies, Inc.
Abstract: Firmware modules for a plurality of computer components of a computer system can be downloaded from an external computer system via a network connection. The firmware modules can be stored in a firmware memory of the computer system. During booting or at other appropriate times, the plurality of computer components can access the firmware memory to obtain their respective firmware modules.
-
公开(公告)号：US09930051B1
公开(公告)日：2018-03-27
申请号：US14935314
申请日：2015-11-06
Applicant: Amazon Technologies, Inc.
Inventor： Nachiketh Rao Potlapally , Jason Alexander Harland , Derek Del Miller , Christopher James BeSerra
CPC classification number: H04L63/126 , G06F13/4282 , H04L9/3242 , H04L2209/24
Abstract: In a cloud environment, each host computer can have its own security service processor with an independent network interface for communicating with a remote server over a network. The security service processor can provide remote management and security functionalities for various devices connected using different buses on a platform in each host computer. The security service processor can provide a centralized mechanism to verify and authenticate firmware updates for various devices using different buses. A hardware interface can allow the security service processor to provide remote debugging and diagnostic capabilities. The security service processor can also provide some of the typical functionalities of a baseboard management controller or can be used in addition to the baseboard management controller.
-
公开(公告)号：US10915389B1
公开(公告)日：2021-02-09
申请号：US15701204
申请日：2017-09-11
Applicant: Amazon Technologies, Inc.
Inventor： Christopher James BeSerra , Gavin Akira Ebisuzaki
IPC: G06F11/07
Abstract: Technologies are provided for determining an identity of a hardware device that transmitted an error message via a communication bus. A chipset of the communication bus can be configured to transmit an interrupt to an interrupt handler in response to receipt of the error message. The interrupt handler can be configured to determine an identity of the hardware device based on the contents of the error message. The interrupt handler can be configured to transmit a notification to an error remediation service, wherein the notification is associated with the identity of the hardware device. The remediation service can be configured to use the identity of the hardware device to perform one or more error remediation operations. In at least some embodiments, the interrupt handler is configured to store the identifier in a memory and the error remediation service is configured to retrieve the identifier from the memory.
-
Patent Agency Ranking
公开(公告)号：US10678721B1
公开(公告)日：2020-06-09
申请号：US15422793
申请日：2017-02-02
Applicant: Amazon Technologies, Inc.
Inventor： Christopher James BeSerra , Ron Diamant , Alex Levin
Abstract: A smart add-in card can be leveraged to perform testing on a host server computer. The add-in card can include an embedded processor and memory. Tests can be downloaded to the add-in card to test analog features of a communication bus between the host server computer (motherboard) and the add-in card. In a particular example, a PCIe communication bus couples the motherboard to the add-in card and the tests can test a connection or communication link negotiated between the add-in card and another device using the PCIe communication bus. The tests can be developed to test errors that are typically difficult to test without the use of special hardware. However, the smart add-in card can be a simple Network Interface Card (NIC) that resides on the host server computer during normal operation and is used for communication other than error testing.
-
公开(公告)号：US09807013B1
公开(公告)日：2017-10-31
申请号：US14662818
申请日：2015-03-19
Applicant: Amazon Technologies, Inc.
IPC: H04L12/801 , H04L12/18 , H04L12/863 , H04L29/12
CPC classification number: H04L47/12 , H04L12/18 , H04L12/1886 , H04L29/12028 , H04L47/50 , H04L61/103
Abstract: Techniques and solutions for automatically filtering network broadcast traffic are described. For example, network broadcast traffic can be automatically filtered by turning broadcast filtering on and off (e.g., as a continuous strobe pattern that alternates enabling and disabling of broadcast filtering). For example, a computing device (e.g., via a network interface or management controller of the computing device) can automatically enable network broadcast traffic filtering during a first time period (e.g., a four second time period) and disable network broadcast traffic filtering during a second time period (e.g., a one second time period). A computing device can also automatically enable and disable network broadcast traffic filtering according to an on-off pattern (e.g., based on various criteria, such as network queue size, broadcast traffic volume, etc.).
-
公开(公告)号：US11188407B1
公开(公告)日：2021-11-30
申请号：US16413341
申请日：2019-05-15
Applicant: Amazon Technologies, Inc.
Abstract: When a computer boots up, a Basic Input/Output System (BIOS) configures system memory to have a crash memory area within the system address map, which can be used by a processor to dump crash memory data. When an error event occurs, the processor can initiate a dump to the crash memory area. Any desired data can be placed into the crash memory area, but typical data can include a state of registers in the processor. The processor then sets a flag, such as an external pin, indicating that the crash memory data is ready to be read. The flag can be read by a secure processor, which then reads the crash memory area at normal memory access speeds using the system bus. For example, the secure processor can access the crash memory area using Direct Memory Access (DMA) reads over a PCIe system bus.
-
公开(公告)号：US10346239B1
公开(公告)日：2019-07-09
申请号：US15194180
申请日：2016-06-27
Applicant: Amazon Technologies, Inc.
Abstract: A system is described wherein power degradation can be used in conjunction with predictive failure analysis in order to accurately determine when a hardware component might fail. In one example, printed circuit boards (PCBs) can unexpectedly malfunction due to a variety of reasons including silicon power variation or air mover speed. Other hardware components can include silicon or an integrated circuit. In order to accurately monitor the hardware component, telemetry is used to automatically receive communications regarding measurements of data associated with the hardware component, such as power-related data or temperature data. The different temperature data can include junction temperature or ambient air temperature to determine an expected power usage. The actual power usage is then compared to the expected power usage to determine whether the hardware component can soon fail.
-
公开(公告)号：US09984021B1
公开(公告)日：2018-05-29
申请号：US14867431
申请日：2015-09-28
Applicant: Amazon Technologies, Inc.
Inventor： Christopher James BeSerra , Adi Habusha , Ziv Harel , Nafea Bshara , Hani Ayoub , Darin Lee Frink
CPC classification number: G06F13/385 , G06F13/102 , G06F13/4054 , G06F13/4221
Abstract: Provided are systems and methods for a location-aware, self-configuring peripheral device. In some implementations, the peripheral device may include two or more personalities. In these implementations, a personality enables the peripheral device to provide a service. In some implementations, the peripheral device may be configured to receive a configuration cycle. In some implementations, the peripheral device may further select a personality from among two or more personalities. The peripheral device may use information derived from the configuration cycle to make this selection. Selecting a personality may further include configuring the peripheral device according to the selected personality.
-
-
-
-
-
-
-
-
-
Search Results
17
records
(took 0.015 seconds)
