公开(公告)号：US06400639B1

公开(公告)日：2002-06-04

申请号：US09712628

申请日：2000-11-14

申请人： Brian L. Ji ,  Toshiaki Kirihata ,  Dmitry G. Netis

发明人： Brian L. Ji ,  Toshiaki Kirihata ,  Dmitry G. Netis

IPC分类号： G11C800

CPC分类号： G11C8/12 ,  G11C8/08

摘要： A memory decoder system is disclosed. In an exemplary embodiment of the invention, the system includes a matrix of memory cells, arranged into rows and columns, with a plurality of wordline drivers corresponding to each row in the matrix. A group of wordline driver-decoder blocks each contains a subset of the plurality of wordline drivers therein, with each of the wordline driver-decoder blocks being separated by a row control block. The row control block includes control circuitry for the wordline drivers. For any given wordline driver-decoder block, a first group of wordline drivers contained therein is controlled by a row control block located on one side of the given wordline driver-decoder block, while a second group of wordline drivers contained therein is controlled by a row control block located on an opposite side of the given wordline driver-decoder block.

摘要翻译： 公开了一种存储器解码器系统。 在本发明的示例性实施例中，系统包括排列成行和列的存储器单元阵列，其中多个字线驱动器对应于矩阵中的每一行。 一组字线驱动器 - 解码器块每个包含多个字线驱动器的子集，其中每个字线驱动器 - 解码器块由行控制块分隔。 行控制块包括用于字线驱动器的控制电路。 对于任何给定的字线驱动器 - 解码器块，其中包含的第一组字线驱动器由位于给定字线驱动器 - 解码器块的一侧上的行控制块控制，而其中包含的第二组字线驱动器由 行控制块位于给定字线驱动器 - 解码器块的相对侧。

公开(公告)号：US08766410B2

公开(公告)日：2014-07-01

申请号：US13153806

申请日：2011-06-06

申请人： Jin Cai ,  Josephine Chang ,  Leland Chang ,  Brian L. Ji ,  Steven John Koester ,  Amlan Majumdar

发明人： Jin Cai ,  Josephine Chang ,  Leland Chang ,  Brian L. Ji ,  Steven John Koester ,  Amlan Majumdar

IPC分类号： H01L23/58

CPC分类号： H01L27/1203 ,  H01L21/84 ,  H01L27/10894

摘要： Integrated circuits having combined memory and logic functions are provided. In one aspect, an integrated circuit is provided. The integrated circuit comprises: a substrate comprising a silicon layer over a BOX layer, wherein a select region of the silicon layer has a thickness of between about three nanometers and about 20 nanometers; at least one eDRAM cell comprising: at least one pass transistor having a pass transistor source region, a pass transistor drain region and a pass transistor channel region formed in the select region of the silicon layer; and a capacitor electrically connected to the pass transistor.

摘要翻译： 提供具有组合的存储器和逻辑功能的集成电路。 一方面，提供集成电路。 集成电路包括：衬底，其包括在BOX层上的硅层，其中硅层的选择区域具有在约3纳米和约20纳米之间的厚度; 至少一个eDRAM单元包括：至少一个传输晶体管，其具有形成在所述硅层的所述选择区域中的传输晶体管源极区域，传输晶体管漏极区域和传输晶体管沟道区域; 以及电连接到传输晶体管的电容器。

公开(公告)号：US08212537B2

公开(公告)日：2012-07-03

申请号：US12508235

申请日：2009-07-23

申请人： Gary D. Carpenter ,  Wonyoung Kim ,  Brian L. Ji

发明人： Gary D. Carpenter ,  Wonyoung Kim ,  Brian L. Ji

IPC分类号： G05F1/10 ,  G05F1/40

CPC分类号： H02M3/158

摘要： A converter circuit and methods for operating the same. The converter circuit includes a supply voltage, a capacitor, an inductor, and four stacked switching elements. Each switching element is adjustable from a low resistance state to a high resistance state by a control signal. The inductor outputs current to a circuit load. The circuit may be operated in a first mode such that the output is adjustable between the supply voltage and half the supply voltage. Alternatively, in a second mode of operation, the output is adjustable from half the supply voltage to a ground voltage.

摘要翻译： A转换器电路及其操作方法。 转换器电路包括电源电压，电容器，电感器和四个堆叠的开关元件。 每个开关元件可通过控制信号从低电阻状态调节到高电阻状态。 电感将电流输出到电路负载。 电路可以在第一模式下操作，使得输出在电源电压和电源电压的一半之间是可调节的。 或者，在第二操作模式中，输出可从电源电压的一半调整到接地电压。

公开(公告)号：US08198174B2

公开(公告)日：2012-06-12

申请号：US12536176

申请日：2009-08-05

申请人： Louis L. Hsu ,  Brian L. Ji ,  Fei Liu ,  Conal E. Murray

发明人： Louis L. Hsu ,  Brian L. Ji ,  Fei Liu ,  Conal E. Murray

IPC分类号： H01L21/44

CPC分类号： H01L23/467 ,  H01L21/76898 ,  H01L23/481 ,  H01L25/0657 ,  H01L25/50 ,  H01L2225/06513 ,  H01L2225/06541 ,  H01L2225/06589 ,  H01L2924/0002 ,  H01L2924/00

摘要： A three-dimensional (3D) chip stack structure and method of fabricating the structure thereof are provided. The 3D chip stack structure includes a plurality of vertically stacked chips which are interconnected and bonded together, wherein each of the vertically stacked chips include one or more IC device strata. The 3D chip stack structure further includes an air channel interconnect network embedded within the chip stack structure, and wherein the air channel interconnect network is formed in between at least two wafers bonded to each other of the vertically stacked wafers and in between at least two bonded wafers of the vertically stacked wafers at a bonding interface thereof. In addition, the 3D chip stack structure further includes one or more openings in a peripheral region of the chip stack structure that lead into and out of the air channel interconnect network, so that air can flow into and out of the air channel interconnect network through the one or more openings to remove heat from the chip stack structure.

摘要翻译： 提供三维（3D）芯片堆叠结构及其结构的制造方法。 3D芯片堆叠结构包括互连并结合在一起的多个垂直堆叠的芯片，其中每个垂直堆叠的芯片包括一个或多个IC器件层。 3D芯片堆叠结构还包括嵌入在芯片堆叠结构内的空气通道互连网络，并且其中空气通道互连网络形成在至少两个晶片之间，所述至少两个晶片彼此接合在垂直堆叠的晶片之间，并且在至少两个结合 在其接合界面处的垂直堆叠的晶片的晶片。 此外，3D芯片堆叠结构还包括在芯片堆叠结构的外围区域中的一个或多个开口，其引入和流出空气通道互连网络，使得空气可以流入和流出空气通道互连网络，通过 一个或多个开口以从芯片堆叠结构移除热量。

公开(公告)号：US07985633B2

公开(公告)日：2011-07-26

申请号：US11929943

申请日：2007-10-30

申请人： Jin Cai ,  Josephine Chang ,  Leland Chang ,  Brian L. Ji ,  Steven John Koester ,  Amlan Majumdar

发明人： Jin Cai ,  Josephine Chang ,  Leland Chang ,  Brian L. Ji ,  Steven John Koester ,  Amlan Majumdar

IPC分类号： H01L21/84

CPC分类号： H01L27/1203 ,  H01L21/84 ,  H01L27/10894

摘要： Integrated circuits having combined memory and logic functions are provided. In one aspect, an integrated circuit is provided. The integrated circuit comprises: a substrate comprising a silicon layer over a BOX layer, wherein a select region of the silicon layer has a thickness of between about three nanometers and about 20 nanometers; at least one eDRAM cell comprising: at least one pass transistor having a pass transistor source region, a pass transistor drain region and a pass transistor channel region formed in the select region of the silicon layer; and a capacitor electrically connected to the pass transistor.

摘要翻译： 提供具有组合的存储器和逻辑功能的集成电路。 一方面，提供集成电路。 集成电路包括：衬底，其包括在BOX层上的硅层，其中硅层的选择区域具有在约3纳米和约20纳米之间的厚度; 至少一个eDRAM单元包括：至少一个传输晶体管，其具有形成在所述硅层的所述选择区域中的传输晶体管源极区域，传输晶体管漏极区域和传输晶体管沟道区域; 以及电连接到传输晶体管的电容器。

公开(公告)号：US20110108900A1

公开(公告)日：2011-05-12

申请号：US12616861

申请日：2009-11-12

申请人： Leland Chang ,  Chung-Hsun Lin ,  Brian L. Ji ,  Jeffrey W. Sleight

发明人： Leland Chang ,  Chung-Hsun Lin ,  Brian L. Ji ,  Jeffrey W. Sleight

IPC分类号： H01L29/94 ,  H01L21/334

CPC分类号： H01L27/0811 ,  H01L21/26586 ,  H01L21/823418 ,  H01L21/84 ,  H01L27/1203 ,  H01L29/66181 ,  H01L29/94

摘要： A method of forming a field effect transistor (FET) capacitor includes forming a channel region; forming a gate stack over the channel region; forming a first extension region on a first side of the gate stack, the first extension region being formed by implanting a first doping material at a first angle such that a shadow region exists on a second side of the gate stack; and forming a second extension region on the second side of the gate stack, the second extension region being formed by implanting a second doping material at a second angle such that a shadow region exists on the first side of the gate stack.

摘要翻译： 形成场效应晶体管（FET）电容器的方法包括：形成沟道区; 在沟道区上形成栅叠层; 在所述栅极堆叠的第一侧上形成第一延伸区域，所述第一延伸区域通过以第一角度注入第一掺杂材料形成，使得阴极区域存在于所述栅极叠层的第二侧上; 以及在所述栅极堆叠的第二侧上形成第二延伸区域，所述第二延伸区域通过以第二角度注入第二掺杂材料形成，使得阴极区域存在于所述栅极叠层的第一侧上。

公开(公告)号：US20110101440A1

公开(公告)日：2011-05-05

申请号：US12612710

申请日：2009-11-05

申请人： Jin Cai ,  Brian L. Ji ,  Tak Hung Ning

发明人： Jin Cai ,  Brian L. Ji ,  Tak Hung Ning

IPC分类号： H01L27/092 ,  H01L21/8238

CPC分类号： H01L27/1203 ,  H01L21/823425 ,  H01L21/823814 ,  H01L21/823878 ,  H01L21/84 ,  H01L27/11521 ,  H01L27/11558 ,  H01L29/792

摘要： A CMOS device includes a silicon substrate and an electrical insulator formed over the silicon substrate. The device also includes an access pFET formed over the electrical insulator and a first gate stack and a storage pFET formed over the electrical insulator, the storage pFET including a second source region that is co-formed with the first drain region, a second channel region, and a second drain region. The device also includes a second gate stack including a second dielectric layer formed above the second channel region and a floating gate electrode formed above the second gate dielectric layer.

摘要翻译： CMOS器件包括硅衬底和形成在硅衬底上的电绝缘体。 器件还包括形成在电绝缘体上的访问pFET和形成在电绝缘体上的第一栅极堆叠和存储pFET，存储pFET包括与第一漏极区域共同形成的第二源极区域，第二沟道区域 ，和第二漏区。 该器件还包括第二栅极堆叠，其包括形成在第二沟道区上方的第二介电层和形成在第二栅极介电层上方的浮置栅电极。

公开(公告)号：US20100002481A1

公开(公告)日：2010-01-07

申请号：US12166311

申请日：2008-07-01

申请人： Chung H. Lam ,  Brian L. Ji ,  Robert K. Montoye ,  Bipin Rajendran

发明人： Chung H. Lam ,  Brian L. Ji ,  Robert K. Montoye ,  Bipin Rajendran

IPC分类号： G11C15/00 ,  G11C11/00

CPC分类号： G11C13/0004 ,  G11C15/046

摘要： Content addressable memory device utilizing phase change devices. An aspect of the content addressable memory device is the use of a comparatively lower power search-line access element and a comparatively higher power word-line access element. The word-line access element is only utilized during write operations and the search-line access element is only utilized during search operations. The word-line access element being electrically coupled to a second end of a phase change memory element and a word-line. The search-line access element also being electrically coupled to the second end of the phase change memory element and a search-line. The search-line being electrically coupled to a match-line. A bit-line is electrically coupled to a first end of the phase change memory element. Additionally, a complementary set of access elements, a complementary phase change memory element, a complementary search-line, and a complementary bit-line are also included in the content addressable memory device.

摘要翻译： 使用相变装置的内容寻址存储装置。 内容可寻址存储器件的一个方面是使用相对较低功率的搜索线访问元件和相对较高功率的字线访问元件。 字线访问元件仅在写入操作期间使用，并且搜索线访问元件仅在搜索操作期间被使用。 字线访问元件电耦合到相变存储器元件的第二端和字线。 搜索线访问元件还电耦合到相变存储元件的第二端和搜索线。 搜索线电耦合到匹配线。 位线电耦合到相变存储元件的第一端。 此外，内容可寻址存储器件中还包括互补的一组存取元件，互补相变存储器元件，互补搜索线和互补位线。

公开(公告)号：US07466617B2

公开(公告)日：2008-12-16

申请号：US11623434

申请日：2007-01-16

申请人： Wing K. Luk ,  Brian L. Ji

发明人： Wing K. Luk ,  Brian L. Ji

IPC分类号： G11C11/34

CPC分类号： G11C7/18 ,  G11C7/12 ,  G11C8/16 ,  G11C11/403 ,  G11C11/405 ,  G11C11/406 ,  G11C11/40615 ,  G11C11/4094 ,  G11C11/4097 ,  G11C2211/4065

摘要： A dynamic random access memory circuit has at least one write bit line, at least one read bit line, a capacitive storage device, a write access device operatively coupled to the capacitive storage device and the at least one write bit line, a sense amplifier operatively coupled to the at least one read bit line and configured to generate an output signal, and a refresh bypass device operatively associated with the sense amplifier and the at least one write bit line so as to selectively pass the output signal to the at least one write bit line.

摘要翻译： 动态随机存取存储器电路具有至少一个写位线，至少一个读位线，电容存储器件，可操作地耦合到电容存储器件和至少一个写位线的写访问器件， 耦合到所述至少一个读取位线并被配置为产生输出信号;以及刷新旁路装置，其可操作地与所述读出放大器和所述至少一个写入位线相关联，以便选择性地将所述输出信号传递到所述至少一个写入 位线。

公开(公告)号：US07438822B2

公开(公告)日：2008-10-21

申请号：US11260375

申请日：2005-10-28

申请人： Hongwen Yan ,  Brian L. Ji ,  Siddhartha Panda ,  Richard Wise ,  Bomy A. Chen

发明人： Hongwen Yan ,  Brian L. Ji ,  Siddhartha Panda ,  Richard Wise ,  Bomy A. Chen

IPC分类号： C23F1/00

CPC分类号： H01J37/32623 ,  H01J37/3266

摘要： A plasma etching system having a wafer chuck with a magnet that applies a magnetic field over a wafer to shield the wafer from charged particles. The magnetic field is parallel with the wafer, and is strongest near the wafer surface. The magnetic field may be straight, or circular. In operation, electrons are deflected from the wafer by the Lorentz force, the wafer acquires a positive charge, and ions are deflected by electrostatic repulsion. Neutral species are allowed through the magnetic field, and they collide with the wafer. Neutral species generally provide more isotropic and material-selective etching than charged particles, so the present magnetic field tends to increase etch isotropy and material selectivity. Also, the magnetic field can protect the wafer from seasoning processes designed to clean unwanted films from the chamber surface as seasoning processes typically rely on etching by charged particles.

摘要翻译： 一种等离子体蚀刻系统，其具有带有磁体的晶片卡盘，该磁体在晶片上施加磁场以将晶片免受带电粒子的影响。 磁场与晶片平行，并且在晶片表面附近最强。 磁场可以是直的或圆形的。 在操作中，电子通过洛伦兹力从晶片偏转，晶片获得正电荷，离子被静电排斥偏转。 允许中性物质通过磁场，并且它们与晶片碰撞。 中性物质通常提供比带电粒子更多的各向同性和材料选择性蚀刻，因此目前的磁场倾向于增加蚀刻各向同性和材料选择性。 此外，由于调味过程通常依赖于带电粒子的蚀刻，所以磁场可以保护晶片免受调节过程的调节过程，以便从室表面清洁不需要的膜。