Fin structure of fin field effect transistor
    2.
    发明授权
    Fin structure of fin field effect transistor 有权
    翅片场效应晶体管的鳍结构

    公开(公告)号:US09484462B2

    公开(公告)日:2016-11-01

    申请号:US12766233

    申请日:2010-04-23

    IPC分类号: H01L29/06 H01L29/78 H01L29/66

    摘要: An exemplary structure for the fin field effect transistor comprises a substrate comprising a major surface; a plurality of fin structures protruding from the major surface of the substrate, wherein each fin structure comprises an upper portion and a lower portion separated at a transition location at where the sidewall of the fin structure is at an angle of 85 degrees to the major surface of the substrate, wherein the upper portion has sidewalls that are substantially perpendicular to the major surface of the substrate and a top surface having a first width, wherein the lower portion has tapered sidewalls on opposite sides of the upper portion and a base having a second width larger than the first width; and a plurality of isolation structures between the fin structures, wherein each isolation structure extends from the major surface of the substrate to a point above the transition location.

    摘要翻译: 鳍状场效应晶体管的示例性结构包括:包括主表面的衬底; 多个翅片结构,从所述基底的主表面突出,其中每个翅片结构包括在翅片结构的侧壁与主表面成85度角的过渡位置处分离的上部和下部 ,其中所述上部具有基本上垂直于所述基底的主表面的侧壁和具有第一宽度的顶表面,其中所述下部具有在所述上部的相对侧上的锥形侧壁和具有第二宽度的基部 宽度大于第一宽度; 以及在翅片结构之间的多个隔离结构,其中每个隔离结构从基板的主表面延伸到过渡位置上方的点。

    STI Shape Near Fin Bottom of Si Fin in Bulk FinFET
    3.
    发明申请
    STI Shape Near Fin Bottom of Si Fin in Bulk FinFET 有权
    在散装FinFET中的Si Fin附近的STI形状的STI形状

    公开(公告)号:US20110097889A1

    公开(公告)日:2011-04-28

    申请号:US12843693

    申请日:2010-07-26

    IPC分类号: H01L21/28

    摘要: A method of forming an integrated circuit structure includes providing a semiconductor substrate including a top surface; forming a first insulation region and a second insulation region in the semiconductor substrate; and recessing the first insulation region and the second insulation region. Top surfaces of remaining portions of the first insulation region and the second insulation region are flat surfaces or divot surfaces. A portion of the semiconductor substrate between and adjoining removed portions of the first insulation region and the second insulation region forms a fin.

    摘要翻译: 形成集成电路结构的方法包括提供包括顶表面的半导体衬底; 在所述半导体衬底中形成第一绝缘区域和第二绝缘区域; 并使第一绝缘区域和第二绝缘区域凹陷。 第一绝缘区域和第二绝缘区域的剩余部分的顶表面是平坦表面或表面。 第一绝缘区域和第二绝缘区域的相邻去除部分之间的半导体衬底的一部分形成翅片。

    Forming inter-device STI regions and intra-device STI regions using different dielectric materials
    4.
    发明授权
    Forming inter-device STI regions and intra-device STI regions using different dielectric materials 有权
    使用不同的介电材料形成器件间STI区和器件内部区域

    公开(公告)号:US08592918B2

    公开(公告)日:2013-11-26

    申请号:US12843658

    申请日:2010-07-26

    IPC分类号: H01L21/02

    摘要: An integrated circuit structure includes a substrate having a first portion in a first device region and a second portion in a second device region; and two insulation regions in the first device region and over the substrate. The two insulation regions include a first dielectric material having a first k value. A semiconductor strip is between and adjoining the two insulation regions, with a top portion of the semiconductor strip forming a semiconductor fin over top surfaces of the two insulation regions. An additional insulation region is in the second device region and over the substrate. The additional insulation region includes a second dielectric material having a second k value greater than the first k value.

    摘要翻译: 集成电路结构包括具有第一器件区域中的第一部分和第二器件区域中的第二部分的衬底; 以及在第一器件区域和衬底上的两个绝缘区域。 两个绝缘区域包括具有第一k值的第一电介质材料。 半导体条在两个绝缘区之间并相邻,半导体条的顶部在两个绝缘区的顶表面上形成半导体鳍。 另外的绝缘区域位于第二器件区域和衬底之上。 附加绝缘区域包括具有大于第一k值的第二k值的第二电介质材料。

    Forming Inter-Device STI Regions and Intra-Device STI Regions Using Different Dielectric Materials
    6.
    发明申请
    Forming Inter-Device STI Regions and Intra-Device STI Regions Using Different Dielectric Materials 有权
    使用不同介质材料形成器件间STI区域和器件内STI区域

    公开(公告)号:US20110095372A1

    公开(公告)日:2011-04-28

    申请号:US12843658

    申请日:2010-07-26

    IPC分类号: H01L27/088

    摘要: An integrated circuit structure includes a substrate having a first portion in a first device region and a second portion in a second device region; and two insulation regions in the first device region and over the substrate. The two insulation regions include a first dielectric material having a first k value. A semiconductor strip is between and adjoining the two insulation regions, with a top portion of the semiconductor strip forming a semiconductor fin over top surfaces of the two insulation regions. An additional insulation region is in the second device region and over the substrate. The additional insulation region includes a second dielectric material having a second k value greater than the first k value.

    摘要翻译: 集成电路结构包括具有第一器件区域中的第一部分和第二器件区域中的第二部分的衬底; 以及在第一器件区域和衬底上的两个绝缘区域。 两个绝缘区域包括具有第一k值的第一电介质材料。 半导体条在两个绝缘区之间并相邻,半导体条的顶部在两个绝缘区的顶表面上形成半导体鳍。 另外的绝缘区域位于第二器件区域和衬底之上。 附加绝缘区域包括具有大于第一k值的第二k值的第二电介质材料。

    FinFETs with Multiple Fin Heights
    8.
    发明申请
    FinFETs with Multiple Fin Heights 有权
    具有多个翅片高度的FinFET

    公开(公告)号:US20110133292A1

    公开(公告)日:2011-06-09

    申请号:US12843595

    申请日:2010-07-26

    IPC分类号: H01L29/78

    摘要: An integrated circuit structure includes a semiconductor substrate, and a FinFET over the semiconductor substrate. The FinFET includes a semiconductor fin; a gate dielectric on a top surface and sidewalls of the semiconductor fin; a gate electrode on the gate dielectric; and a source/drain region at an end of the semiconductor fin. A first pair of shallow trench isolation (STI) regions includes portions directly underlying portions of the source/drain regions, wherein the first pair of STI regions is separated by, and adjoining a semiconductor strip. The first pair of STI regions further has first top surfaces. A second pair of STI regions comprises portions directly underlying the gate electrode, wherein the second pair of STI regions is separated from each other by, and adjoining, the semiconductor strip. The second pair of STI regions has second top surfaces higher than the first top surfaces.

    摘要翻译: 集成电路结构包括半导体衬底和半导体衬底上的FinFET。 FinFET包括半导体鳍片; 顶表面上的栅极电介质和半导体鳍片的侧壁; 栅电极上的栅电极; 以及在半导体鳍片的端部处的源极/漏极区域。 第一对浅沟槽隔离(STI)区域包括直接在源极/漏极区域的下方部分的部分,其中第一对STI区域被分隔开并邻接半导体条带。 第一对STI区域还具有第一顶面。 第二对STI区域包括直接位于栅极电极下方的部分,其中第二对STI区域彼此分离并邻接半导体条带。 第二对STI区域具有高于第一顶表面的第二顶表面。

    FinFETs with multiple Fin heights
    10.
    发明授权
    FinFETs with multiple Fin heights 有权
    FinFET具有多个鳍高度

    公开(公告)号:US08373238B2

    公开(公告)日:2013-02-12

    申请号:US12843595

    申请日:2010-07-26

    IPC分类号: H01L27/088

    摘要: An integrated circuit structure includes a semiconductor substrate, and a FinFET over the semiconductor substrate. The FinFET includes a semiconductor fin; a gate dielectric on a top surface and sidewalls of the semiconductor fin; a gate electrode on the gate dielectric; and a source/drain region at an end of the semiconductor fin. A first pair of shallow trench isolation (STI) regions includes portions directly underlying portions of the source/drain regions, wherein the first pair of STI regions is separated by, and adjoining a semiconductor strip. The first pair of STI regions further has first top surfaces. A second pair of STI regions comprises portions directly underlying the gate electrode, wherein the second pair of STI regions is separated from each other by, and adjoining, the semiconductor strip. The second pair of STI regions has second top surfaces higher than the first top surfaces.

    摘要翻译: 集成电路结构包括半导体衬底和半导体衬底上的FinFET。 FinFET包括半导体鳍片; 顶表面上的栅极电介质和半导体鳍片的侧壁; 栅电极上的栅电极; 以及在半导体鳍片的端部处的源极/漏极区域。 第一对浅沟槽隔离(STI)区域包括直接在源极/漏极区域的下方部分的部分,其中第一对STI区域被分隔开并邻接半导体条带。 第一对STI区域还具有第一顶面。 第二对STI区域包括直接位于栅极电极下方的部分,其中第二对STI区域彼此分离并邻接半导体条带。 第二对STI区域具有高于第一顶表面的第二顶表面。