Fast start charge pump for voltage regulators
    3.
    发明申请
    Fast start charge pump for voltage regulators 有权
    用于稳压器的快速启动电荷泵

    公开(公告)号:US20060202741A1

    公开(公告)日:2006-09-14

    申请号:US11080067

    申请日:2005-03-14

    IPC分类号: G05F1/10

    CPC分类号: H02M3/07 H02M1/36 H02M1/44

    摘要: A digital multilevel memory system includes a charge pump and a voltage regulator for generating regulated high voltages for various memory operations. The charge pump may include a plurality of boost circuits to boost the output of the charge pump during a fast start up. Afterwards, the boost circuits are disabled to allow the charge pump to generate high voltages without boosting. The boost circuits may be successively enabled to boost the voltage. The boost circuits may be loadless. The voltage regulator may operate in an open loop and may include a resistive divider as a reference voltage for regulating the high voltage from the charge pump. The charge pump may include spread spectrum pump clocking to reduce electromagnetic inference for capacitor or inductor on-chip charge pumping.

    摘要翻译: 数字多电平存储器系统包括电荷泵和用于产生用于各种存储器操作的调节高电压的电压调节器。 电荷泵可以包括多个升压电路,以在快速启动期间升高电荷泵的输出。 之后,升压电路被禁止,使电荷泵产生高电压而不加速。 升压电路可以被连续地使能以升高电压。 升压电路可以是无负载的。 电压调节器可以在开环中工作,并且可以包括电阻分压器作为用于调节来自电荷泵的高电压的参考电压。 电荷泵可以包括扩频泵时钟,以减少用于电容器或电感器片上电荷泵浦的电磁推理。

    LOW VOLTAGE CMOS BANDGAP REFERENCE
    4.
    发明申请
    LOW VOLTAGE CMOS BANDGAP REFERENCE 有权
    低电压CMOS贴装参考

    公开(公告)号:US20050140428A1

    公开(公告)日:2005-06-30

    申请号:US10748540

    申请日:2003-12-29

    CPC分类号: G05F3/30

    摘要: A bandgap reference generator comprises a PMOS transistor and NMOS transistor in a pnp bipolar junction transistor connected in series in a first leg. The bandgap reference generator includes a second leg that includes a PMOS transistor, an NMOS transistor, a resistor and a pnp bipolar junction transistor. A bias circuit provides a bias to a mirror formed by the gates of the PMOS transistors to lower the operating voltage of the bandgap reference generator. A second biasing circuit may provide bias to the mirror formed of the NMOS transistors. A time-based and a DC bias-based start up circuitry and method is provided.

    摘要翻译: 带隙参考发生器包括在第一支路中串联连接的pnp双极结型晶体管中的PMOS晶体管和NMOS晶体管。 带隙参考发生器包括第二支路,其包括PMOS晶体管,NMOS晶体管,电阻器和pnp双极结型晶体管。 偏置电路为由PMOS晶体管的栅极形成的反射镜提供偏置,以降低带隙基准发生器的工作电压。 第二偏置电路可以向由NMOS晶体管形成的反射镜提供偏置。 提供基于时间的和基于DC偏压的启动电路和方法。