公开(公告)号：US20060220122A1

公开(公告)日：2006-10-05

申请号：US11373488

申请日：2006-03-13

申请人： Yasuyuki Sayama ,  Tetsuya Okada ,  Makoto Oikawa ,  Hiroyasu Ishida ,  Kazunari Kushiyama

发明人： Yasuyuki Sayama ,  Tetsuya Okada ,  Makoto Oikawa ,  Hiroyasu Ishida ,  Kazunari Kushiyama

IPC分类号： H01L29/76

CPC分类号： H01L29/7802 ,  H01L29/0878 ,  H01L29/42372 ,  H01L29/4238 ,  H01L29/66712

摘要： An n type impurity region is provided below a gate electrode. By setting a gate length to be less than a depth of a channel region, a side surface of the channel region and a side surface of the n type impurity region adjacent to the channel region form a substantially perpendicular junction surface. Thus, since a depletion layer widens uniformly in a depth direction of a substrate, it is possible to secure a predetermined breakdown voltage. Furthermore, since an interval between the channel regions, above which the gate electrode is disposed, is uniform from its surface to its bottom, it is possible to increase an impurity concentration of the n type impurity region, resulting in an achievement of a low on-resistance.

摘要翻译： 在栅电极的下方设置有n型杂质区。 通过将栅极长度设置为小于沟道区的深度，沟道区的侧表面和与沟道区相邻的n型杂质区的侧表面形成基本上垂直的接合表面。 因此，由于耗尽层在衬底的深度方向上均匀地变宽，因此可以确保预定的击穿电压。 此外，由于栅极电极上方的沟道区域之间的间隔从表面到底部均匀，所以可以增加n型杂质区域的杂质浓度，导致实现低的导通 -抵抗性。

公开(公告)号：US07777316B2

公开(公告)日：2010-08-17

申请号：US12239368

申请日：2008-09-26

申请人： Hiroyasu Ishida ,  Yasuyuki Sayama ,  Tetsuya Okada

发明人： Hiroyasu Ishida ,  Yasuyuki Sayama ,  Tetsuya Okada

IPC分类号： H01L23/02 ,  H01L23/34

CPC分类号： H01L29/7811 ,  H01L29/0634 ,  H01L29/0653 ,  H01L29/0661 ,  H01L29/66734 ,  H01L29/7813 ,  H01L2924/0002 ,  H01L2924/00

摘要： Provided is a semiconductor device in which an insulating region surrounding an element region is provided in an end portion of a semiconductor region with a super junction structure. Since a depletion layer in the element region ends in the insulating region, the end portion of the element region is not formed in a curved surface shape. In other words, the depletion layer has no curved surface in which internal electric fields are concentrated. For this reason, there is no need to take a measure to cause the depletion layer to spread in a horizontal direction by proving a terminal region. Since the terminal region is unnecessary, a chip size can be reduced. Alternatively, an area of the element region can be expanded.

摘要翻译： 提供一种半导体器件，其中在具有超结结构的半导体区域的端部中设置围绕元件区域的绝缘区域。 由于元件区域中的耗尽层在绝缘区域中结束，元件区域的端部不形成为曲面形状。 换句话说，耗尽层没有内部电场集中的曲面。 因此，通过证明终端区域，不需要采取措施使耗尽层在水平方向上扩展。 由于不需要端子区域，因此可以减小芯片尺寸。 或者，可以扩展元件区域的区域。

公开(公告)号：US08133788B2

公开(公告)日：2012-03-13

申请号：US12567050

申请日：2009-09-25

申请人： Yasuyuki Sayama ,  Tetsuya Okada ,  Makoto Oikawa ,  Hiroyasu Ishida ,  Kazunari Kushiyama

发明人： Yasuyuki Sayama ,  Tetsuya Okada ,  Makoto Oikawa ,  Hiroyasu Ishida ,  Kazunari Kushiyama

IPC分类号： H01L21/336

CPC分类号： H01L29/7802 ,  H01L29/0878 ,  H01L29/42372 ,  H01L29/4238 ,  H01L29/66712

摘要： An n type impurity region is provided below a gate electrode. By setting a gate length to be less than a depth of a channel region, a side surface of the channel region and a side surface of the n type impurity region adjacent to the channel region form a substantially perpendicular junction surface. Thus, since a depletion layer widens uniformly in a depth direction of a substrate, it is possible to secure a predetermined breakdown voltage. Furthermore, since an interval between the channel regions, above which the gate electrode is disposed, is uniform from its surface to its bottom, it is possible to increase an impurity concentration of the n type impurity region, resulting in an achievement of a low on-resistance.

摘要翻译： 在栅电极的下方设置有n型杂质区。 通过将栅极长度设置为小于沟道区的深度，沟道区的侧表面和与沟道区相邻的n型杂质区的侧表面形成基本上垂直的接合表面。 因此，由于耗尽层在衬底的深度方向上均匀地变宽，因此可以确保预定的击穿电压。 此外，由于栅极电极上方的沟道区域之间的间隔从表面到底部均匀，所以可以增加n型杂质区域的杂质浓度，导致实现低的导通 -抵抗性。

公开(公告)号：US20090096030A1

公开(公告)日：2009-04-16

申请号：US12239368

申请日：2008-09-26

申请人： Hiroyasu ISHIDA ,  Yasuyuki Sayama ,  Tetsuya Okada

发明人： Hiroyasu ISHIDA ,  Yasuyuki Sayama ,  Tetsuya Okada

IPC分类号： H01L27/105

CPC分类号： H01L29/7811 ,  H01L29/0634 ,  H01L29/0653 ,  H01L29/0661 ,  H01L29/66734 ,  H01L29/7813 ,  H01L2924/0002 ,  H01L2924/00

摘要： Provided is a semiconductor device in which an insulating region surrounding an element region is provided in an end portion of a semiconductor region with a super junction structure. Since a depletion layer in the element region ends in the insulating region, the end portion of the element region is not formed in a curved surface shape. In other words, the depletion layer has no curved surface in which internal electric fields are concentrated. For this reason, there is no need to take a measure to cause the depletion layer to spread in a horizontal direction by proving a terminal region. Since the terminal region is unnecessary, a chip size can be reduced. Alternatively, an area of the element region can be expanded.

摘要翻译： 提供一种半导体器件，其中在具有超结结构的半导体区域的端部中设置围绕元件区域的绝缘区域。 由于元件区域中的耗尽层在绝缘区域中结束，元件区域的端部不形成为曲面形状。 换句话说，耗尽层没有内部电场集中的曲面。 因此，通过证明终端区域，不需要采取措施来使耗尽层在水平方向上扩展。 由于不需要端子区域，因此可以减小芯片尺寸。 或者，可以扩展元件区域的区域。

公开(公告)号：US20070072352A1

公开(公告)日：2007-03-29

申请号：US11519208

申请日：2006-09-12

申请人： Kazunari Kushiyama ,  Tetsuya Okada ,  Makoto Oikawa ,  Hiroyasu Ishida ,  Yasuyuki Sayama

发明人： Kazunari Kushiyama ,  Tetsuya Okada ,  Makoto Oikawa ,  Hiroyasu Ishida ,  Yasuyuki Sayama

IPC分类号： H01L21/337 ,  H01L21/8242 ,  H01L21/336

CPC分类号： H01L29/7802 ,  H01L29/0878 ,  H01L29/41766 ,  H01L29/42372 ,  H01L29/4238 ,  H01L29/66712 ,  H01L29/66727

摘要： A separation hole is provided in the center of the gate electrode. Accordingly, it is possible to suppress a drastic increase in feedback capacitance Crss in the case where drain-source voltage VDS is decreased and the width of the depletion layer is narrowed. Thus, high-frequency switching characteristics are improved. Moreover, n type impurities are implanted from the separation hole to form an n type impurity region between channel regions. Since a resistance in a portion below the gate electrode can be reduced, an on-resistance can be reduced. The n type impurity region can be formed in a self-aligning manner.

摘要翻译： 在栅电极的中心设置有分离孔。 因此，在漏极 - 源极电压VDS降低并且耗尽层的宽度变窄的情况下，可以抑制反馈电容Crss急剧增加。 因此，提高了高频开关特性。 此外，从分离孔注入n型杂质，在沟道区域之间形成n型杂质区。 由于可以减小栅电极下方的电阻，所以可以降低导通电阻。 可以以自对准的方式形成n型杂质区域。

公开(公告)号：US07902053B2

公开(公告)日：2011-03-08

申请号：US12199547

申请日：2008-08-27

申请人： Hiroyasu Ishida ,  Yasuyuki Sayama

发明人： Hiroyasu Ishida ,  Yasuyuki Sayama

IPC分类号： H01L21/20

CPC分类号： H01L29/0634 ,  H01L21/26586

摘要： Formation and etching of an n type epitaxial layer and formation and etching of a p type epitaxial layer are alternately performed on the semiconductor substrate for at least three times to form all semiconductor layers, of the epitaxial layers. Thereby, impurity concentration profiles of the semiconductor layers can be uniform, and pn junctions can be formed vertically to a wafer surface. Furthermore, the semiconductor layers can each be formed with a narrow width, so that impurity concentrations thereof are increased. With this configuration, high breakdown voltage and low resistance can be achieved.

摘要翻译： n型外延层的形成和蚀刻以及p型外延层的形成和蚀刻在半导体衬底上交替进行至少三次以形成外延层的所有半导体层。 因此，半导体层的杂质浓度分布可以是均匀的，并且pn结可以垂直于晶片表面形成。 此外，半导体层各自可以形成为窄的宽度，使得其杂质浓度增加。 利用这种结构，可以实现高击穿电压和低电阻。

公开(公告)号：US08217486B2

公开(公告)日：2012-07-10

申请号：US12236348

申请日：2008-09-23

申请人： Hiroyasu Ishida ,  Yasuyuki Sayama

发明人： Hiroyasu Ishida ,  Yasuyuki Sayama

IPC分类号： H01L27/00 ,  H01L21/20

CPC分类号： H01L21/76224 ,  H01L21/02381 ,  H01L21/0243 ,  H01L21/02439 ,  H01L21/02494 ,  H01L21/02521 ,  H01L21/02573 ,  H01L21/02587 ,  H01L21/02656 ,  H01L21/761 ,  H01L21/764 ,  H01L21/82 ,  H01L21/8222

摘要： Provided is a semiconductor wafer. In the semiconductor wafer, formation and etching of an n type epitaxial layer and formation and etching of a p type epitaxial layer are alternately performed for at least three times, so that all semiconductor layers are formed of epitaxial layers on a semiconductor substrate. Thereby, the respective semiconductor layers can be formed to have reduced widths. Thus, if a required breakdown voltage is the same, dopant concentrations of the respective semiconductor layers can be increased and a resistance value of the wafer can be reduced. In addition, a space portion remaining in the end is buried with an insulating layer, so that a defect can be avoided in a junction surface of the epitaxial layers.

摘要翻译： 提供半导体晶片。 在半导体晶片中，n型外延层的形成和蚀刻以及p型外延层的形成和蚀刻被交替执行至少三次，使得所有半导体层由半导体衬底上的外延层形成。 由此，各个半导体层可以形成为具有减小的宽度。 因此，如果所需的击穿电压相同，则可以增加各个半导体层的掺杂剂浓度，并且可以降低晶片的电阻值。 此外，剩余的空间部分被绝缘层掩埋，使得在外延层的接合表面中可以避免缺陷。

公开(公告)号：US20090085149A1

公开(公告)日：2009-04-02

申请号：US12236348

申请日：2008-09-23

申请人： Hiroyasu Ishida ,  Yasuyuki Sayama

发明人： Hiroyasu Ishida ,  Yasuyuki Sayama

IPC分类号： H01L27/00 ,  H01L21/20

CPC分类号： H01L21/76224 ,  H01L21/02381 ,  H01L21/0243 ,  H01L21/02439 ,  H01L21/02494 ,  H01L21/02521 ,  H01L21/02573 ,  H01L21/02587 ,  H01L21/02656 ,  H01L21/761 ,  H01L21/764 ,  H01L21/82 ,  H01L21/8222

摘要： Provided is a semiconductor wafer. In the semiconductor wafer, formation and etching of an n type epitaxial layer and formation and etching of a p type epitaxial layer are alternately performed for at least three times, so that all semiconductor layers are formed of epitaxial layers on a semiconductor substrate. Thereby, the respective semiconductor layers can be formed to have reduced widths. Thus, if a required breakdown voltage is the same, dopant concentrations of the respective semiconductor layers can be increased and a resistance value of the wafer can be reduced. In addition, a space portion remaining in the end is buried with an insulating layer, so that a defect can be avoided in a junction surface of the epitaxial layers.

摘要翻译： 提供半导体晶片。 在半导体晶片中，n型外延层的形成和蚀刻以及p型外延层的形成和蚀刻被交替执行至少三次，使得所有半导体层由半导体衬底上的外延层形成。 由此，各个半导体层可以形成为具有减小的宽度。 因此，如果所需的击穿电压相同，则可以增加各个半导体层的掺杂剂浓度，并且可以降低晶片的电阻值。 此外，剩余的空间部分被绝缘层掩埋，使得在外延层的接合表面中可以避免缺陷。

公开(公告)号：US20090075461A1

公开(公告)日：2009-03-19

申请号：US12199547

申请日：2008-08-27

申请人： Hiroyasu ISHIDA ,  Yasuyuki Sayama

发明人： Hiroyasu ISHIDA ,  Yasuyuki Sayama

IPC分类号： H01L21/20 ,  H01L21/311

CPC分类号： H01L29/0634 ,  H01L21/26586

摘要： Formation and etching of an n type epitaxial layer and formation and etching of a p type epitaxial layer are alternately performed on the semiconductor substrate for at least three times to form all semiconductor layers, of the epitaxial layers. Thereby, impurity concentration profiles of the semiconductor layers can be uniform, and pn junctions can be formed vertically to a wafer surface. Furthermore, the semiconductor layers can each be formed with a narrow width, so that impurity concentrations thereof are increased. With this configuration, high breakdown voltage and low resistance can be achieved.

摘要翻译： n型外延层的形成和蚀刻以及p型外延层的形成和蚀刻在半导体衬底上交替进行至少三次以形成外延层的所有半导体层。 因此，半导体层的杂质浓度分布可以是均匀的，并且pn结可以垂直于晶片表面形成。 此外，半导体层各自可以形成为窄的宽度，使得其杂质浓度增加。 利用这种结构，可以实现高击穿电压和低电阻。

公开(公告)号：US07397771B2

公开(公告)日：2008-07-08

申请号：US11087014

申请日：2005-03-22

申请人： Yukiyoshi Nakasaku ,  Hiroshi Takano ,  Hitoshi Nakanishi ,  Yasuyuki Sayama ,  Yuichi Tashiro

发明人： Yukiyoshi Nakasaku ,  Hiroshi Takano ,  Hitoshi Nakanishi ,  Yasuyuki Sayama ,  Yuichi Tashiro

IPC分类号： H04L12/28 ,  H04B3/36 ,  H04Q7/00

CPC分类号： H04W40/24 ,  H04L45/54 ,  H04W88/02 ,  H04W88/021 ,  H04W88/04

摘要： A communication terminal that builds a wireless network includes a control-information transceiver that transmits and receives control information indicating number of times of forwarding required for a communication with the communication terminal, with respect to other communication terminals connected to the wireless network; a routing-information creating unit that creates, based on the control information received, routing information indicating an initial forward-destination terminal to which data is firstly transmitted when the communication terminal is a destination, for each of the other communication terminals; and a data transmitting unit that transmits the data based on the routing information.

摘要翻译： 建立无线网络的通信终端包括控制信息收发信机，用于相对于连接到无线网络的其他通信终端发送和接收指示与通信终端通信所需的转发次数的控制信息; 路由信息创建单元，用于对于每个其他通信终端，基于接收的控制信息，创建指示当通信终端为目的地时首先发送数据的初始前向目的地终端的路由信息​​; 以及基于路由信息发送数据的数据发送单元。