公开(公告)号：US20120117283A1

公开(公告)日：2012-05-10

申请号：US13355130

申请日：2012-01-20

申请人： Jens Barrenscheen ,  Peter Rohm ,  Angela Rohm ,  Hannes Estl ,  Axel Aue ,  Jens Graf ,  Herman Roozenbeek

发明人： Jens Barrenscheen ,  Peter Rohm ,  Angela Rohm ,  Hannes Estl ,  Axel Aue ,  Jens Graf ,  Herman Roozenbeek

IPC分类号： G06F3/00

CPC分类号： G05B19/0428 ,  G05B9/02 ,  G05B2219/25012

摘要： A data communication method for semiconductor chips including transmitting load control data, pilot data and a transmission clock signal from a first semiconductor chip to one or more second semiconductor chips that are each coupled to one or more electrical loads, driving the electrical loads based on a timing defined by the load control data, deriving a transmission rate by dividing the transmission clock signal by a division factor prescribed by the pilot data, and transmitting diagnostic data at the transmission rate from the one or more second semiconductor chips to the first semiconductor chip.

摘要翻译： 一种用于半导体芯片的数据通信方法，包括从第一半导体芯片向一个或多个第二半导体芯片发送负载控制数据，导频数据和传输时钟信号，所述第二半导体芯片分别耦合到一个或多个电负载，基于 由负载控制数据定义的定时，通过将传输时钟信号除以由导频数据规定的分频因子得出传输速率，并以传输速率从一个或多个第二半导体芯片向第一半导体芯片发送诊断数据。

公开(公告)号：US08112563B2

公开(公告)日：2012-02-07

申请号：US10727102

申请日：2003-12-02

申请人： Jens Barrenscheen ,  Peter Rohm ,  Angela Rohm, legal representative ,  Hannes Estl ,  Axel Aue ,  Jens Graf ,  Herman Roozenbeek

发明人： Jens Barrenscheen ,  Peter Rohm ,  Hannes Estl ,  Axel Aue ,  Jens Graf ,  Herman Roozenbeek

IPC分类号： G06F13/12 ,  G06F13/38

CPC分类号： G05B19/0428 ,  G05B9/02 ,  G05B2219/25012

摘要： An arrangement including a first semiconductor chip and a second semiconductor chip connected thereto, where the second semiconductor chip is additionally connected to electrical loads and drives these electrical loads on the basis of a timing which is prescribed to it by load control data, and where the first semiconductor chip transmits to the second semiconductor chip the aforementioned load control data and pilot data which control the second semiconductor chip, and where the second semiconductor chip transmits to the first semiconductor chip diagnostic data which represent states prevailing in the second semiconductor chip or events which occur. The diagnostic data are transmitted via a first transmission channel and the load control data and the pilot data are transmitted via a second transmission channel.

摘要翻译： 一种包括连接到其上的第一半导体芯片和第二半导体芯片的布置，其中第二半导体芯片另外连接到电负载并且基于由负载控制数据规定的定时驱动这些电负载，并且其中 第一半导体芯片向第二半导体芯片发送上述负载控制数据和控制第二半导体芯片的导频数据，第二半导体芯片向第一半导体芯片发送表示第二半导体芯片中的状态的诊断数据， 发生。 诊断数据经由第一传输信道发送，负载控制数据和导频数据经由第二传输信道发送。

公开(公告)号：US07738588B2

公开(公告)日：2010-06-15

申请号：US10727108

申请日：2003-12-02

申请人： Jens Barrenscheen ,  Peter Rohm ,  Angela Rohm, legal representative ,  Axel Aue ,  Jens Graf ,  Herman Roozenbeek

发明人： Jens Barrenscheen ,  Peter Rohm ,  Axel Aue ,  Jens Graf ,  Herman Roozenbeek

IPC分类号： H04L27/00

CPC分类号： H04L1/24 ,  G05B2219/2202 ,  G05B2219/2214 ,  G05B2219/24044 ,  G05B2219/24065

摘要： An arrangement including a first semiconductor chip and a second semiconductor chip connected thereto, where the second semiconductor chip is additionally connected to electrical loads and drives these electrical loads on the basis of a timing which is prescribed to it by load control data, and where the first semiconductor chip transmits to the second semiconductor chip the aforementioned load control data and pilot data which control the second semiconductor chip, and where the second semiconductor chip transmits to the first semiconductor chip diagnostic data which represent states prevailing in the second semiconductor chip or events which occur. The first semiconductor chip transmits appropriate pilot data in order to prescribe to the second semiconductor chip what transmission rate is to be used by the second semiconductor chip to transmit the diagnostic data to the first semiconductor chip.

摘要翻译： 一种包括连接到其上的第一半导体芯片和第二半导体芯片的布置，其中第二半导体芯片另外连接到电负载并且基于由负载控制数据规定的定时驱动这些电负载，并且其中 第一半导体芯片向第二半导体芯片发送上述负载控制数据和控制第二半导体芯片的导频数据，第二半导体芯片向第一半导体芯片发送表示第二半导体芯片中的状态的诊断数据， 发生。 第一半导体芯片发送适当的导频数据，以便向第二半导体芯片规定第二半导体芯片将使用什么传输速率将诊断数据发送到第一半导体芯片。

公开(公告)号：US08380899B2

公开(公告)日：2013-02-19

申请号：US13355130

申请日：2012-01-20

申请人： Jens Barrenscheen ,  Hannes Estl ,  Axel Aue ,  Jens Graf ,  Hermann Roozenbeek ,  Angela Rohm

发明人： Jens Barrenscheen ,  Peter Rohm ,  Hannes Estl ,  Axel Aue ,  Jens Graf ,  Hermann Roozenbeek

IPC分类号： G06F13/12 ,  G06F13/38

CPC分类号： G05B19/0428 ,  G05B9/02 ,  G05B2219/25012

摘要： A data communication method for semiconductor chips including transmitting load control data, pilot data and a transmission clock signal from a first semiconductor chip to one or more second semiconductor chips that are each coupled to one or more electrical loads, driving the electrical loads based on a timing defined by the load control data, deriving a transmission rate by dividing the transmission clock signal by a division factor prescribed by the pilot data, and transmitting diagnostic data at the transmission rate from the one or more second semiconductor chips to the first semiconductor chip.

摘要翻译： 一种用于半导体芯片的数据通信方法，包括从第一半导体芯片向一个或多个第二半导体芯片发送负载控制数据，导频数据和传输时钟信号，所述第二半导体芯片分别耦合到一个或多个电负载，基于 由负载控制数据定义的定时，通过将传输时钟信号除以由导频数据规定的分频因子得出传输速率，并以传输速率从一个或多个第二半导体芯片向第一半导体芯片发送诊断数据。

公开(公告)号：US07337343B2

公开(公告)日：2008-02-26

申请号：US10727101

申请日：2003-12-02

申请人： Jens Barrenscheen ,  Peter Rohm

发明人： Jens Barrenscheen ,  Peter Rohm

IPC分类号： G06F1/00 ,  G05B24/00

CPC分类号： G05B19/0428 ,  G05B19/058 ,  G05B2219/25257 ,  G05B2219/33327

摘要： An arrangement including a program-controlled unit and a power chip, the power chip connected to drive electric loads in accordance with load control data, and the program-controlled unit transmitting the load control data and power chip control data, and the power chip transmitting to the program-controlled unit diagnostic data. The program-controlled unit, by transmitting corresponding control data to the power chip, can input the behavior of the output drivers of the power chip and/or configure protective mechanisms present in the power chip and/or input to the power chip the format of the diagnostic data to be output and/or input to the power chip when it has to output what diagnostic data and/or input to the power chip which load is to be controlled by which load control data section, and/or input to the power chip whether the load control data contains redundant data suitable for detecting transmission errors.

摘要翻译： 一种包括程序控制单元和功率芯片的布置，根据负载控制数据连接驱动电力负载的电源芯片，以及发送负载控制数据和电源芯片控制数据的程序控制单元，以及功率芯片发送 到程序控制单元的诊断数据。 程序控制单元通过将相应的控制数据发送到功率芯片，可以输入功率芯片的输出驱动器的行为和/或配置电源芯片中存在的保护机制和/或输入到电源芯片的格式 要输出和/或输入到功率芯片的诊断数据，当它必须输出哪些诊断数据和/或输入到功率芯片的负载将由哪个负载控制数据部分控制和/或输入到功率 芯片负载控制数据是否包含适合于检测传输错误的冗余数据。

公开(公告)号：US06788235B1

公开(公告)日：2004-09-07

申请号：US09581590

申请日：2000-07-26

申请人： Jens Barrenscheen ,  Gunther Fenzl ,  Peter Rohm ,  Dietmar Koenig ,  Dirk Elkemeier

发明人： Jens Barrenscheen ,  Gunther Fenzl ,  Peter Rohm ,  Dietmar Koenig ,  Dirk Elkemeier

IPC分类号： H03M112

CPC分类号： H03M1/12 ,  G06F3/05

摘要： The disclosed A/D conversion system is designed to signal the beginning or the impending beginning of an A/D conversion and/or to request the implementation of an A/D conversion from another A/D converter. As a result, it is possible to have a plurality of A/D converters work absolutely time-synchronously with minimal outlay.

摘要翻译： 所公开的A / D转换系统被设计为用信号通知A / D转换的开始或即将开始和/或要求从另一个A / D转换器实现A / D转换。 结果，可以使多个A / D转换器以最小的花费绝对时间同步工作。

公开(公告)号：US6147635A

公开(公告)日：2000-11-14

申请号：US307999

申请日：1999-05-10

申请人： Jens Barrenscheen ,  Peter Rohm ,  Gunther Fenzl

发明人： Jens Barrenscheen ,  Peter Rohm ,  Gunther Fenzl

IPC分类号： G06F3/05 ,  H03M1/12

CPC分类号： H03M1/1225

摘要： A timer for an A/D converter generates a request signal for A/D conversion by the A/D converter. In addition to the usual request signal, the timer produces a further signal which is used, before one cycle of the timer has elapsed, to block the A/D converter for low-priority requests from other requesting devices and to reserve it for the timer. In this manner, the signal to be converted from the timer can be sampled at reproducible, equidistant instants without having to wait for the end of the last conversion.

摘要翻译： 用于A / D转换器的定时器通过A / D转换器产生用于A / D转换的请求信号。 除了通常的请求信号之外，定时器还产生另一个信号，该信号在定时器的一个周期过去之前被使用，以阻止来自其他请求设备的低优先级请求的A / D转换器，并将其保留给定时器 。 以这种方式，从定时器转换的信号可以在可再现的等距时刻进行采样，而不必等待最后一次转换的结束。

公开(公告)号：US07350015B2

公开(公告)日：2008-03-25

申请号：US10285046

申请日：2002-10-31

申请人： Jens Barrenscheen ,  Gunther Fenzl ,  Peter Rohm

发明人： Jens Barrenscheen ,  Gunther Fenzl ,  Peter Rohm

IPC分类号： G06F13/36

CPC分类号： G06F13/28 ,  G06F13/4027

摘要： A data transmission device forwards data that have been received from a first device, intended for a second device, to the second device. The data transmission device is distinguished in that it has connections for connecting at least two data buses and can output data received by a first data bus either onto the same data bus or onto another data bus immediately or later. Therefore, the data transmission device can be used selectively, alternately or simultaneously as a DMA controller and a bus bridge. It also has additional functions unrelated to DMA controllers and bus bridges.

摘要翻译： 数据传输设备将已经从第一设备接收的用于第二设备的数据转发到第二设备。 数据传输设备的区别在于它具有用于连接至少两个数据总线的连接，并且可以立即或稍后地将由第一数据总线接收的数据输出到同一数据总线上或另一数据总线上。 因此，数据传输设备可以选择性地，交替地或同时地用作DMA控制器和总线桥。 它还具有与DMA控制器和总线桥接无关的附加功能。

公开(公告)号：US09098393B2

公开(公告)日：2015-08-04

申请号：US10116490

申请日：2002-04-04

申请人： Jens Barrenscheen ,  Karl Herz

发明人： Jens Barrenscheen ,  Karl Herz

IPC分类号： G06F12/00 ,  G06F12/02 ,  G06F12/06 ,  G06F12/08 ,  G06F3/06 ,  G06F13/16

CPC分类号： G06F12/0215 ,  G06F3/0601 ,  G06F3/0602 ,  G06F3/0628 ,  G06F3/0635 ,  G06F12/00 ,  G06F12/02 ,  G06F12/063 ,  G06F12/0862 ,  G06F13/161 ,  G06F2212/2022

摘要： The interface between a memory device and a device requesting data from the memory device ensures that the data requested are read from the memory device and forwarded to the device requesting the data. The interface described is distinguished by the fact that if, following the reading of data from the memory device, there are no further requests from the device requesting data, it modifies the address previously used to read data from the memory device and arranges for the data stored at the address in the memory device to be read, and/or in that, at a predefined time following the initiation of the read operation, it accepts the data output by the memory device and/or starts the next memory access.

摘要翻译： 存储器件与从存储器件请求数据的器件之间的接口确保从存储器件读取所请求的数据并转发给请求数据的器件。 所描述的接口的区别在于，如果在从存储器件读取数据之后，没有来自设备请求数据的进一步的请求，则其修改先前用于从存储器件读取数据的地址并排列数据 存储在要读取的存储器件中的地址处，和/或在读操作开始之后的预定时间，它接受由存储器件输出的数据和/或开始下一个存储器访问。

公开(公告)号：US08533543B2

公开(公告)日：2013-09-10

申请号：US12414394

申请日：2009-03-30

申请人： Jens Barrenscheen ,  Harry Siebert

发明人： Jens Barrenscheen ,  Harry Siebert

IPC分类号： G01R31/28

CPC分类号： G01R31/046 ,  G01R31/31717

摘要： In accordance with an aspect of the application, there is provided a system for testing, including a first chip, a second chip, and first and second connections. The first connection is configured to couple a first pin of the first chip to a first pin of the second chip, and to transmit an initial signal from the first chip to the second chip. The second connection is configured to couple a second pin of the first chip to a second pin of the second chip to return the signal as a returned signal to the first chip. The first chip comprises comparison circuitry configured to compare the returned signal with the initial signal.

摘要翻译： 根据应用的一个方面，提供了一种用于测试的系统，包括第一芯片，第二芯片以及第一和第二连接。 第一连接被配置为将第一芯片的第一引脚耦合到第二芯片的第一引脚，并将初始信号从第一芯片传输到第二芯片。 第二连接被配置为将第一芯片的第二引脚耦合到第二芯片的第二引脚，以将信号作为返回信号返回到第一芯片。 第一芯片包括比较电路，其被配置为将返回的信号与初始信号进行比较。