公开(公告)号：US10930327B1

公开(公告)日：2021-02-23

申请号：US16773824

申请日：2020-01-27

Applicant: Micron Technology, Inc.

Inventor： Dave Jefferson ,  C. Omar Benitez ,  Yoshinori Fujiwara ,  Christopher S. Wieduwilt ,  Vivek Kotti ,  Dennis G. Montierth ,  Joshua E. Alzheimer ,  Daniel S. Miller ,  Kevin G. Werhane ,  Jason M. Johnson

IPC: G11C7/10 ,  G11C29/08 ,  G11C7/22 ,  G11C29/00

Abstract: Methods, systems, and devices for memory read masking are described. In some cases, a portion of a memory device, such as a portion of a memory array, may be disabled. During a testing operation, a command for accessing one or more memory cells of the disabled portion may be received, and the associated memory cells may be attempted to be accessed. Based on attempting to access the disabled memory cells, a logic state of the disabled cells may be masked. Outputting the masked value may indicate (e.g., to a testing device) that the disabled cells pass the test (e.g., that the memory cells are valid), which may allow for the enabled memory cells and the disabled memory cells of the memory device to be tested using a single test mode.

公开(公告)号：US12079076B2

公开(公告)日：2024-09-03

申请号：US17591362

申请日：2022-02-02

Applicant: MICRON TECHNOLOGY, INC.

Inventor： Yoshinori Fujiwara ,  Vivek Kotti ,  Christopher G. Wieduwilt ,  Jason M. Johnson ,  Kevin G. Werhane

IPC: G06F11/00 ,  G06F11/10 ,  G11C11/408 ,  G11C11/4096

CPC classification number: G06F11/1068 ,  G06F11/1032 ,  G06F11/1044 ,  G11C11/4085 ,  G11C11/4087 ,  G11C11/4096

Abstract: Apparatuses, systems, and methods for error correction. A memory device may have a number of memory cells each of which stores a bit of information. One or more error correction code (ECC) may be used to determine if the bits of information contain any errors. To mitigate the effects of failures of adjacent memory cells, the information may be divided into a first group and a second group, where each group contains information from memory cells which are non-adjacent to other memory cells of that group. Each group of information may include data bits and parity bits used to correct those data bits. For example, as part of a read operation, a first ECC circuit may receive information from even numbered memory cells, while a second ECC circuit may receive information from odd numbered memory cells.

公开(公告)号：US11081166B1

公开(公告)日：2021-08-03

申请号：US17000202

申请日：2020-08-21

Applicant: Micron Technology, Inc.

Inventor： Kevin G. Werhane ,  Jason M. Johnson ,  Yoshinori Fujiwara ,  Tyrel Z. Jensen ,  Daniel S. Miller ,  David E. Jefferson ,  Vivek Kotti

IPC: G11C11/408 ,  G11C11/22

Abstract: Methods, systems, and devices for memory device random option inversion are described. A memory device may use a second set of fuses to selectively invert options associated with a first set of fuses (e.g., blown fuses). The first set of fuses may output a first set of logic states. Option inversion logic circuitry may perform decoding based on a second set of logic states output by the second set of fuses to identify logic states of the second set of logic states that match the first set of logic states. Based on identifying the logic states, the option inversion logic circuitry may select either a logic state of the first set of logic states or an inverted logic state corresponding to the logic state, and store the selected logic state in a latch of the memory device.

公开(公告)号：US20220156148A1

公开(公告)日：2022-05-19

申请号：US17591362

申请日：2022-02-02

Applicant: MICRON TECHNOLOGY, INC.

Inventor： Yoshinori Fujiwara ,  Vivek Kotti ,  Christopher G. Wieduwilt ,  Jason M. Johnson ,  Kevin G. Werhane

IPC: G06F11/10 ,  G11C11/408

Abstract: Apparatuses, systems, and methods for error correction. A memory device may have a number of memory cells each of which stores a bit of information. One or more error correction code (ECC) may be used to determine if the bits of information contain any errors. To mitigate the effects of failures of adjacent memory cells, the information may be divided into a first group and a second group, where each group contains information from memory cells which are non-adjacent to other memory cells of that group. Each group of information may include data bits and parity bits used to correct those data bits. For example, as part of a read operation, a first ECC circuit may receive information from even numbered memory cells, while a second ECC circuit may receive information from odd numbered memory cells.

公开(公告)号：US11263078B2

公开(公告)日：2022-03-01

申请号：US16748554

申请日：2020-01-21

Applicant: MICRON TECHNOLOGY, INC.

Inventor： Yoshinori Fujiwara ,  Vivek Kotti ,  Christopher G. Wieduwilt ,  Jason M. Johnson ,  Kevin G. Werhane

IPC: G06F11/00 ,  G06F11/10 ,  G11C11/408 ,  G11C11/4096

Abstract: Apparatuses, systems, and methods for error correction. A memory device may have a number of memory cells each of which stores a bit of information. One or more error correction code (ECC) may be used to determine if the bits of information contain any errors. To mitigate the effects of failures of adjacent memory cells, the information may be divided into a first group and a second group, where each group contains information from memory cells which are non-adjacent to other memory cells of that group. Each group of information may include data bits and parity bits used to correct those data bits. For example, as part of a read operation, a first ECC circuit may receive information from even numbered memory cells, while a second ECC circuit may receive information from odd numbered memory cells.

公开(公告)号：US11183260B1

公开(公告)日：2021-11-23

申请号：US17098865

申请日：2020-11-16

Applicant: Micron Technology, Inc.

Inventor： Yoshinori Fujiwara ,  Dave Jefferson ,  Jason M. Johnson ,  Vivek Kotti ,  Minoru Someya ,  Toru Ishikawa ,  Kevin G. Werhane

IPC: G11C29/14 ,  G11C29/46 ,  G11C17/16 ,  G11C7/10

Abstract: Memory devices are disclosed. A memory device may include a number of fuses and a number of transmit lines configured to transmit data from the number of fuses. The memory device may also include a number of monitoring circuits. Each monitoring circuit of the number of monitoring circuits is coupled to a transmit line of the number of transmit lines. Each monitoring circuit comprises logic configured to receive the data from the number fuses via the transmit line. The logic is further configured to generate a result responsive to the data and indicative of pass/fail status of the transmit line. Associated methods and systems are also disclosed.

公开(公告)号：US20210200629A1

公开(公告)日：2021-07-01

申请号：US16748554

申请日：2020-01-21

Applicant: MICRON TECHNOLOGY, INC.

Inventor： Yoshinori Fujiwara ,  Vivek Kotti ,  Christopher G. Wieduwilt ,  Jason M. Johnson ,  Kevin G. Werhane

IPC: G06F11/10 ,  G11C11/408

Abstract: Apparatuses, systems, and methods for error correction. A memory device may have a number of memory cells each of which stores a bit of information. One or more error correction code (ECC) may be used to determine if the bits of information contain any errors. To mitigate the effects of failures of adjacent memory cells, the information may be divided into a first group and a second group, where each group contains information from memory cells which are non-adjacent to other memory cells of that group. Each group of information may include data bits and parity hits used to correct those data bits. For example, as part of a read operation, a first ECC circuit may receive information from even numbered memory cells, while a second ECC circuit may receive information from odd numbered memory cells.