Test mode security circuit
    1.
    发明授权

    公开(公告)号:US12100476B2

    公开(公告)日:2024-09-24

    申请号:US17942944

    申请日:2022-09-12

    CPC classification number: G11C7/24 G11C7/1039 G11C7/1063 G11C17/16

    Abstract: An apparatus includes a TM control circuit that is configured to receive address information corresponding to a TM function and compare the address information with an authorized TM list stored in a memory of the apparatus to determine if there is a match. If there is a match, a latch load signal pulse is output. A TM latch circuit programs one or more latches based on the address information and based on the latch load signal pulse. The TM latch circuit decodes information in the one or more latches and, based on the decoded information, outputs a test mode signal to turn on test mode operations in circuits associated with the TM function. The apparatus includes a plurality of TM functions for testing various features of the apparatus and the authorized TM list identifies which of the plurality of TM functions has been authorized for customer use.

    TEST MODE SECURITY CIRCUIT
    3.
    发明公开

    公开(公告)号:US20240087625A1

    公开(公告)日:2024-03-14

    申请号:US17942944

    申请日:2022-09-12

    CPC classification number: G11C7/24 G11C7/1039 G11C7/1063 G11C17/16

    Abstract: An apparatus includes a TM control circuit that is configured to receive address information corresponding to a TM function and compare the address information with an authorized TM list stored in a memory of the apparatus to determine if there is a match. If there is a match, a latch load signal pulse is output. A TM latch circuit programs one or more latches based on the address information and based on the latch load signal pulse. The TM latch circuit decodes information in the one or more latches and, based on the decoded information, outputs a test mode signal to turn on test mode operations in circuits associated with the TM function. The apparatus includes a plurality of TM functions for testing various features of the apparatus and the authorized TM list identifies which of the plurality of TM functions has been authorized for customer use.

    Serial interfaces with shadow registers, and associated systems, devices, and methods

    公开(公告)号:US11675589B2

    公开(公告)日:2023-06-13

    申请号:US17464650

    申请日:2021-09-01

    CPC classification number: G06F9/30116 G06F13/4282

    Abstract: Serial interfaces with shadow registers, and associated systems, devices, and methods are described herein. In one embodiment, a serial interface is an IEEE 1500 interface, such as of an interface die of a high bandwidth memory (HBM) device. The IEEE 1500 interface includes (a) a primary wrapper data register (WDR) configured to store first information received in a first wrapper serial input (WSI) signal, (b) a shadow WDR configured to store second information received in a second WSI signal, and (c) a multiplexer. The multiplexer is configured to (i) receive the first information from the primary WDR, (ii) receive the second information from the shadow WDR, and (iii) output the first information or the second information based at least in part on a control signal input into the multiplexer.

Patent Agency Ranking