公开(公告)号：US20140095849A1

公开(公告)日：2014-04-03

申请号：US13631402

申请日：2012-09-28

申请人： Polychronis Xekalakis ,  Pedro Marcuello ,  Alejandro Vicente Martinez ,  Christos E. Kotselidis ,  Grigorios Magklis ,  Fernando Latorre ,  Raul Martinez ,  Josep M. Codina ,  Enric Gibert Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Pedro Lopez ,  Marc Lupon ,  Carlos Madriles ,  Daniel Ortega ,  Demos Pavlou ,  Kyriakos A. Stavrou ,  Georgios Tournavitis

发明人： Polychronis Xekalakis ,  Pedro Marcuello ,  Alejandro Vicente Martinez ,  Christos E. Kotselidis ,  Grigorios Magklis ,  Fernando Latorre ,  Raul Martinez ,  Josep M. Codina ,  Enric Gibert Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Pedro Lopez ,  Marc Lupon ,  Carlos Madriles ,  Daniel Ortega ,  Demos Pavlou ,  Kyriakos A. Stavrou ,  Georgios Tournavitis

IPC分类号： G06F9/38

CPC分类号： G06F9/38 ,  G06F9/30036 ,  G06F9/3848 ,  G06F9/3877 ,  G06F9/3887 ,  G06F9/3889

摘要： A computer-readable storage medium, method and system for optimization-level aware branch prediction is described. A gear level is assigned to a set of application instructions that have been optimized. The gear level is also stored in a register of a branch prediction unit of a processor. Branch prediction is then performed by the processor based upon the gear level.

摘要翻译： 描述了用于优化级感知分支预测的计算机可读存储介质，方法和系统。 齿轮级别被分配给已优化的一组应用指令。 齿轮级也存储在处理器的分支预测单元的寄存器中。 然后由处理器基于齿轮级执行分支预测。

公开(公告)号：US20140156976A1

公开(公告)日：2014-06-05

申请号：US13995441

申请日：2011-12-22

申请人： Enric Gibert Codina ,  Josep M. Codina ,  Fernando Latorre ,  Pedro Marcuello ,  Pedro Lopez ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos E. Kotselidis ,  Marc Lupon ,  Carlos Madriles Gimeno ,  Grigorios Magklis ,  Alejandro Martinez Vicente ,  Raul Martinez ,  Daniel Ortega ,  Demos Pavlou ,  Kyriakos A. Stavrou ,  Georgios Tournavitis ,  Polychronis Xekalakis

发明人： Enric Gibert Codina ,  Josep M. Codina ,  Fernando Latorre ,  Pedro Marcuello ,  Pedro Lopez ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos E. Kotselidis ,  Marc Lupon ,  Carlos Madriles Gimeno ,  Grigorios Magklis ,  Alejandro Martinez Vicente ,  Raul Martinez ,  Daniel Ortega ,  Demos Pavlou ,  Kyriakos A. Stavrou ,  Georgios Tournavitis ,  Polychronis Xekalakis

IPC分类号： G06F9/30

CPC分类号： G06F9/30145 ,  G06F9/30087 ,  G06F9/30185 ,  G06F9/3842 ,  G06F9/3857 ,  G06F9/3863

摘要： Techniques and mechanisms for a processor to determine whether a commit action is to be performed. In an embodiment, a processor performs operations to determine whether a commit instruction is for contingent performance of a commit action. In another embodiment, one or more conditions of processor state are evaluated in response to determining that the commit instruction is for contingent performance of the commit action, where the evaluation is performed to determine whether the commit action indicated by the commit instruction is to be performed.

摘要翻译： 处理器确定是否执行提交动作的技术和机制。 在一个实施例中，处理器执行操作以确定提交指令是否用于或然执行提交动作。 在另一个实施例中，响应于确定提交指令用于提交动作的或然执行来评估处理器状态的一个或多个条件，其中执行评估以确定是否要执行由提交指令指示的提交动作 。

公开(公告)号：US20130326199A1

公开(公告)日：2013-12-05

申请号：US13995416

申请日：2011-12-29

申请人： Grigorios Magklis ,  Josep M. Codina ,  Craig B. Zilles ,  Michael Neilly ,  Sridhar Samudrala ,  Alejandro Martinez Vicente ,  Polychronis Xekalakis ,  F. Jesus Sanchez ,  Marc Lupon ,  Georgios Tournavitis ,  Enric Gibert Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos E. Kotselidis ,  Fernando Latorre ,  Pedro Lopez ,  Carlos Madriles Gimeno ,  Pedro Marcuello ,  Raul Martinez ,  Daniel Ortega ,  Demos Pavlou ,  Kyriakos A. Stavrou

发明人： Grigorios Magklis ,  Josep M. Codina ,  Craig B. Zilles ,  Michael Neilly ,  Sridhar Samudrala ,  Alejandro Martinez Vicente ,  Polychronis Xekalakis ,  F. Jesus Sanchez ,  Marc Lupon ,  Georgios Tournavitis ,  Enric Gibert Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos E. Kotselidis ,  Fernando Latorre ,  Pedro Lopez ,  Carlos Madriles Gimeno ,  Pedro Marcuello ,  Raul Martinez ,  Daniel Ortega ,  Demos Pavlou ,  Kyriakos A. Stavrou

IPC分类号： G06F9/30

CPC分类号： G06F9/3001 ,  G06F9/30032 ,  G06F9/30087 ,  G06F9/30094 ,  G06F9/30101 ,  G06F9/3842

摘要： Disclosed is an apparatus and method generally related to controlling a multimedia extension control and status register (MXCSR). A processor core may include a floating point unit (FPU) to perform arithmetic functions; and a multimedia extension control register (MXCR) to provide control bits to the FPU. Further an optimizer may be used to select a speculative multimedia extension status register (SPEC_MXSR) from a plurality of SPEC_MXSRs to update a multimedia extension status register (MXSR) based upon an instruction.

摘要翻译： 公开了一种通常涉及控制多媒体扩展控制和状态寄存器（MXCSR）的装置和方法。 处理器核心可以包括用于执行算术功能的浮点单元（FPU） 以及为FPU提供控制位的多媒体扩展控制寄存器（MXCR）。 此外，优化器可以用于从多个SPEC_MXSR中选择推测性多媒体扩展状态寄存器（SPEC_MXSR），以基于指令来更新多媒体扩展状态寄存器（MXSR）。

公开(公告)号：US09811341B2

公开(公告)日：2017-11-07

申请号：US13995649

申请日：2011-12-29

申请人： Kyriakos A. Stavrou ,  Enric Gibert Codina ,  Josep M. Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos E. Kotselidis ,  Fernando Latorre ,  Pedro Lopez ,  Marc Lupon ,  Carlos Madriles Gimeno ,  Grigorios Magklis ,  Pedro Marcuello ,  Alejandro Martinez Vicente ,  Raul Martinez ,  Daniel Ortega ,  Demos Pavlou ,  Georgios Tournavitis ,  Polychronis Xekalakis

发明人： Kyriakos A. Stavrou ,  Enric Gibert Codina ,  Josep M. Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos E. Kotselidis ,  Fernando Latorre ,  Pedro Lopez ,  Marc Lupon ,  Carlos Madriles Gimeno ,  Grigorios Magklis ,  Pedro Marcuello ,  Alejandro Martinez Vicente ,  Raul Martinez ,  Daniel Ortega ,  Demos Pavlou ,  Georgios Tournavitis ,  Polychronis Xekalakis

IPC分类号： G06F9/38 ,  G06F9/30 ,  G06F12/0862

CPC分类号： G06F9/3804 ,  G06F9/30047 ,  G06F9/3017 ,  G06F9/3802 ,  G06F9/3806 ,  G06F9/3848 ,  G06F12/0862 ,  G06F2212/452

摘要： Disclosed is an apparatus and method to manage instruction cache prefetching from an instruction cache. A processor may comprise: a prefetch engine; a branch prediction engine to predict the outcome of a branch; and dynamic optimizer. The dynamic optimizer may be used to control: identifying common instruction cache misses and inserting a prefetch instruction from the prefetch engine to the instruction cache.

公开(公告)号：US20140019721A1

公开(公告)日：2014-01-16

申请号：US13995649

申请日：2011-12-29

申请人： Kyriakos A. Stavrou ,  Enric Gibert Codina ,  Josep M. Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos E. Kotselidis ,  Fernando Latorre ,  Pedro Lopez ,  Marc Lupon ,  Carlos Madriles gimeno ,  Grigorios Magklis ,  Pedro Marcuello ,  Alejandro Martinez Vicente ,  Raul Martinez ,  Daniel Ortega ,  Demos Pavlou ,  Georgios Tournavitis ,  Polychronis Xekalakis

发明人： Kyriakos A. Stavrou ,  Enric Gibert Codina ,  Josep M. Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos E. Kotselidis ,  Fernando Latorre ,  Pedro Lopez ,  Marc Lupon ,  Carlos Madriles gimeno ,  Grigorios Magklis ,  Pedro Marcuello ,  Alejandro Martinez Vicente ,  Raul Martinez ,  Daniel Ortega ,  Demos Pavlou ,  Georgios Tournavitis ,  Polychronis Xekalakis

IPC分类号： G06F9/38

CPC分类号： G06F9/3804 ,  G06F9/30047 ,  G06F9/3017 ,  G06F9/3802 ,  G06F9/3806 ,  G06F9/3848 ,  G06F12/0862 ,  G06F2212/452

摘要： Disclosed is an apparatus and method to manage instruction cache prefetching from an instruction cache. A processor may comprise: a prefetch engine; a branch prediction engine to predict the outcome of a branch; and dynamic optimizer. The dynamic optimizer may be used to control: indentifying common instruction cache misses and inserting a prefetch instruction from the prefetch engine to the instruction cache.

摘要翻译： 公开了一种用于从指令高速缓存管理指令高速缓存预取的装置和方法。 处理器可以包括：预取引擎; 预测分支结果的分支预测引擎; 和动态优化器。 动态优化器可用于控制：识别公共指令高速缓存未命中并将预取引擎的预取指令插入指令高速缓存。

公开(公告)号：US20130332705A1

公开(公告)日：2013-12-12

申请号：US13993054

申请日：2011-12-29

申请人： Raul Martinez ,  Enric Gibert Codina ,  Pedro Lopez ,  Marti Torrents Lapuerta ,  Polychronis Xekalakis ,  Georgios Tournavitis ,  Kyriakos A. Stavrou ,  Demos Pavlou ,  Daniel Ortega ,  Alejandro Martinez Vicente ,  Pedro Marcuello ,  Grigorios Magklis ,  Josep M. Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos Kotselidis ,  Fernando Latorre ,  Marc Lupon ,  Carlos Madriles

发明人： Raul Martinez ,  Enric Gibert Codina ,  Pedro Lopez ,  Marti Torrents Lapuerta ,  Polychronis Xekalakis ,  Georgios Tournavitis ,  Kyriakos A. Stavrou ,  Demos Pavlou ,  Daniel Ortega ,  Alejandro Martinez Vicente ,  Pedro Marcuello ,  Grigorios Magklis ,  Josep M. Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos Kotselidis ,  Fernando Latorre ,  Marc Lupon ,  Carlos Madriles

IPC分类号： G06F9/30

CPC分类号： G06F11/3037 ,  G06F11/3409 ,  G06F11/3466 ,  G06F12/0862 ,  G06F2201/86 ,  G06F2201/865 ,  G06F2201/88 ,  G06F2201/885

摘要： A combination of hardware and software collect profile data for asynchronous events, at code region granularity. An exemplary embodiment is directed to collecting metrics for prefetching events, which are asynchronous in nature. Instructions that belong to a code region are identified using one of several alternative techniques, causing a profile bit to be set for the instruction, as a marker. Each line of a data block that is prefetched is similarly marked. Events corresponding to the profile data being collected and resulting from instructions within the code region are then identified. Each time that one of the different types of events is identified, a corresponding counter is incremented. Following execution of the instructions within the code region, the profile data accumulated in the counters are collected, and the counters are reset for use with a new code region.

摘要翻译： 硬件和软件的组合以代码区域粒度收集用于异步事件的简档数据。 示例性实施例涉及收集在本质上是异步的预取事件的度量。 使用几种替代技术之一来标识属于代码区域的指令，使得为指令设置配置文件位作为标记。 预取数据块的每一行都被类似地标记。 然后识别与正在收集并且由代码区域内的指令产生的简档数据相对应的事件。 每次识别出不同类型的事件之一时，相应的计数器将被递增。 在代码区域中执行指令之后，收集在计数器中累积的简档数据，并且重置计数器以与新的代码区域一起使用。

公开(公告)号：US20130268735A1

公开(公告)日：2013-10-10

申请号：US13994686

申请日：2011-12-29

申请人： Enric Gibert Codina ,  Fernando Latorre ,  Josep M. Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Meyrem Hyuseinova ,  Christos E. Kotselidis ,  Pedro Lopez ,  Marc Lupon ,  Carlos Madriles ,  Grigorios Magklis ,  Pedro Marcuello ,  Alejandro Martinez Vicente ,  Raul Martinez ,  Daniel Ortega ,  Demos Pavlou ,  Kyriakos A. Stavrou ,  Georgios Tournavitis ,  Polychronis Xekalakis

发明人： Enric Gibert Codina ,  Fernando Latorre ,  Josep M. Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Meyrem Hyuseinova ,  Christos E. Kotselidis ,  Pedro Lopez ,  Marc Lupon ,  Carlos Madriles ,  Grigorios Magklis ,  Pedro Marcuello ,  Alejandro Martinez Vicente ,  Raul Martinez ,  Daniel Ortega ,  Demos Pavlou ,  Kyriakos A. Stavrou ,  Georgios Tournavitis ,  Polychronis Xekalakis

IPC分类号： G06F12/08

CPC分类号： G06F12/0815 ,  G06F2212/507

摘要： Techniques are described for providing an enhanced cache coherency protocol for a multi-core processor that includes a Speculative Request For Ownership Without Data (SRFOWD) for a portion of cache memory. With a SRFOWD, only an acknowledgement message may be provided as an answer to a requesting core. The contents of the affected cache line are not required to be a part of the answer. The enhanced cache coherency protocol may assure that a valid copy of the current cache line exists in case of misspeculation by the requesting core. Thus, an owner of the current copy of the cache line may maintain a copy of the old contents of the cache line. The old contents of the cache line may be discarded if speculation by the requesting core turns out to be correct. Otherwise, in case of misspeculation by the requesting core, the old contents of the cache line may be set back to a valid state.

摘要翻译： 描述了用于为多核处理器提供增强的高速缓存一致性协议的技术，所述多核处理器包括用于高速缓冲存储器的一部分的无数据的投机请求（SRFOWD）。 使用SRFOWD，可以仅提供确认消息作为请求内核的答案。 受影响的缓存行的内容不需要作为答案的一部分。 增强的高速缓存一致性协议可以确保在请求核心的错误配置的情况下存在当前高速缓存行的有效副本。 因此，高速缓存行的当前副本的所有者可以维护高速缓存行的旧内容的副本。 如果请求的核心的推测证明是正确的，则可以丢弃该高速缓存行的旧内容。 否则，在请求核心发生错误的情况下，可以将高速缓存行的旧内容设置回有效状态。

公开(公告)号：US10013326B2

公开(公告)日：2018-07-03

申请号：US13993054

申请日：2011-12-29

申请人： Raul Martinez ,  Enric Gibert Codina ,  Pedro Lopez ,  Marti Torrents Lapuerta ,  Polychronis Xekalakis ,  Georgios Tournavitis ,  Kyriakos A. Stavrou ,  Demos Pavlou ,  Daniel Ortega ,  Alejandro Martinez Vicente ,  Pedro Marcuello ,  Grigorios Magklis ,  Josep M. Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos Kotselidis ,  Fernando Latorre ,  Marc Lupon ,  Carlos Madriles

发明人： Raul Martinez ,  Enric Gibert Codina ,  Pedro Lopez ,  Marti Torrents Lapuerta ,  Polychronis Xekalakis ,  Georgios Tournavitis ,  Kyriakos A. Stavrou ,  Demos Pavlou ,  Daniel Ortega ,  Alejandro Martinez Vicente ,  Pedro Marcuello ,  Grigorios Magklis ,  Josep M. Codina ,  Crispin Gomez Requena ,  Antonio Gonzalez ,  Mirem Hyuseinova ,  Christos Kotselidis ,  Fernando Latorre ,  Marc Lupon ,  Carlos Madriles

IPC分类号： G06F11/30 ,  G06F11/34 ,  G06F12/0862

CPC分类号： G06F11/3037 ,  G06F11/3409 ,  G06F11/3466 ,  G06F12/0862 ,  G06F2201/86 ,  G06F2201/865 ,  G06F2201/88 ,  G06F2201/885

摘要： A combination of hardware and software collect profile data for asynchronous events, at code region granularity. An exemplary embodiment is directed to collecting metrics for prefetching events, which are asynchronous in nature. Instructions that belong to a code region are identified using one of several alternative techniques, causing a profile bit to be set for the instruction, as a marker. Each line of a data block that is prefetched is similarly marked. Events corresponding to the profile data being collected and resulting from instructions within the code region are then identified. Each time that one of the different types of events is identified, a corresponding counter is incremented. Following execution of the instructions within the code region, the profile data accumulated in the counters are collected, and the counters are reset for use with a new code region.

公开(公告)号：US20100269102A1

公开(公告)日：2010-10-21

申请号：US12624804

申请日：2009-11-24

申请人： Fernando Latorre ,  Josep M. Codina ,  Enric Gibert Codina ,  Pedro Lopez ,  Carlos Madriles ,  Alejandro Martinez Vincente ,  Raul Martinez ,  Antonio Gonzalez

发明人： Fernando Latorre ,  Josep M. Codina ,  Enric Gibert Codina ,  Pedro Lopez ,  Carlos Madriles ,  Alejandro Martinez Vincente ,  Raul Martinez ,  Antonio Gonzalez

IPC分类号： G06F9/30 ,  G06F12/08 ,  G06F9/44

CPC分类号： G06F9/3842 ,  G06F8/433 ,  G06F8/452 ,  G06F8/457 ,  G06F9/3851 ,  G06F9/3861

摘要： Systems, methods, and apparatuses for decomposing a sequential program into multiple threads, executing these threads, and reconstructing the sequential execution of the threads are described. A plurality of data cache units (DCUs) store locally retired instructions of speculatively executed threads. A merging level cache (MLC) merges data from the lines of the DCUs. An inter-core memory coherency module (ICMC) globally retire instructions of the speculatively executed threads in the MLC.

摘要翻译： 描述用于将顺序程序分解成多个线程，执行这些线程以及重建线程的顺序执行的系统，方法和装置。 多个数据高速缓存单元（DCU）存储推测执行的线程的本地退出指令。 合并级别缓存（MLC）合并来自DCU的行的数据。 核心内存一致性模块（ICMC）全局退出MLC中推测执行线程的指令。

公开(公告)号：US20100262812A1

公开(公告)日：2010-10-14

申请号：US12420762

申请日：2009-04-08

申请人： Pedro Lopez ,  Carlos Madriles ,  Alejandro Martinez ,  Raul Martinez ,  Josep M. Codina ,  Enric Gibert Codina ,  Fernando Latorre ,  Antonio Gonzalez

发明人： Pedro Lopez ,  Carlos Madriles ,  Alejandro Martinez ,  Raul Martinez ,  Josep M. Codina ,  Enric Gibert Codina ,  Fernando Latorre ,  Antonio Gonzalez

IPC分类号： G06F9/30

CPC分类号： G06F9/3863 ,  G06F9/30043 ,  G06F9/3842 ,  G06F9/3851 ,  G06F11/1402

摘要： Methods and apparatus are disclosed for using a register checkpointing mechanism to resolve multithreading mis-speculations. Valid architectural state is recovered and execution is rolled back. Some embodiments include memory to store checkpoint data. Multiple thread units concurrently execute threads. They execute a checkpoint mask instruction to initialize memory to store active checkpoint data including register contents and a checkpoint mask indicating the validity of stored register contents. As register contents change, threads execute checkpoint write instructions to store register contents and update the checkpoint mask. Threads also execute a recovery function instruction to store a pointer to a checkpoint recovery function, and in response to mis-speculation among the threads, branch to the checkpoint recovery function. Threads then execute one or more checkpoint read instructions to copy data from a valid checkpoint storage area into the registers necessary to recover a valid architectural state, from which execution may resume.

摘要翻译： 公开了使用寄存器检查点机制来解决多线程错误猜测的方法和装置。 恢复有效的架构状态并回滚执行。 一些实施例包括用于存储检查点数据的存储器。 多个线程单元同时执行线程。 它们执行检查点掩码指令来初始化存储器以存储包括寄存器内容的活动检查点数据和指示存储的寄存器内容的有效性的检查点掩码。 随着寄存器内容的改变，线程执行检查点写入指令来存储寄存器内容并更新检查点掩码。 线程还执行恢复功能指令来存储指向检查点恢复功能的指针，并且响应于线程之间的误推测，分支到检查点恢复功能。 线程然后执行一个或多个检查点读取指令，以将数据从有效的检查点存储区域复制到恢复有效架构状态所需的寄存器，从中可以恢复执行。