-
公开(公告)号：US20180146276A1
公开(公告)日：2018-05-24
申请号：US15472017
申请日：2017-03-28
Applicant: QUALCOMM Incorporated
Inventor： Meysam Azin , Hui-ya Liao Nelson , Mark Cherry , Jingxue Lu
CPC classification number: H04R1/1041 , G06F3/165 , H03H7/32 , H04R2420/09
Abstract: An accessory device, configured to be interfaced with a master device, and configured to operate in an analog mode and in a digital mode, the accessory device including: a startup circuit including: a first transistor that interfaces the accessory device to the master device, wherein the first transistor is configured with a first resistive capacitive (RC) circuit to turn on the first transistor according to a time constant of the first RC circuit; a second transistor coupled between ground and the first RC circuit, wherein the second transistor is configured to control a gate of the first transistor in response to a control signal; and a diode having an anode coupled to the first node and a cathode coupled to a body terminal of the first transistor.
-
公开(公告)号：US09461589B2
公开(公告)日：2016-10-04
申请号：US14475822
申请日：2014-09-03
Applicant: QUALCOMM Incorporated
Inventor： Jingxue Lu , Ankit Srivastava , Haibo Fei
CPC classification number: H03F1/0205 , H03F1/523 , H03F3/183 , H03F3/217 , H03F3/2173 , H03F3/45179 , H03F3/45475 , H03F2200/03 , H03F2200/33 , H03F2200/351 , H03F2200/481
Abstract: Disclosed is an amplifier circuit having an output stage that includes an H-bridge circuit. The H-bridge circuit includes sense resistors on one side of the circuit. A current detection circuit can produce an output indicative of current flow through a load based on voltages across the sense resistors.
Abstract translation: 公开了具有包括H桥电路的输出级的放大器电路。 H桥电路包括电路一侧的检测电阻。 电流检测电路可以基于感测电阻器两端的电压产生指示通过负载的电流的输出。
-
公开(公告)号：US20180234101A1
公开(公告)日：2018-08-16
申请号：US15435155
申请日：2017-02-16
Applicant: QUALCOMM Incorporated
Inventor： Jingxue Lu , Matthew Sienko
CPC classification number: H03M1/0617 , H03M3/42 , H03M3/432 , H03M3/47 , H03M3/50
Abstract: A system and method for pulse-width modulation (PWM) mismatch shaping. The method includes receiving a multi-bit pulse-code modulated (PCM) signal and generating a voltage ramp signal. The method includes generating a first corrected signal based on a first feedback signal and the multi-bit PCM signal. The method includes generating a first single-bit PWM signal based on the first corrected signal and the voltage ramp signal. The method includes delaying the voltage-ramp signal and generating a second corrected signal based on a second feedback signal and the multi-bit PCM signal. The method includes generating a second single-bit PWM signal based on the second corrected signal and the delayed voltage ramp signal and generating a multi-bit pulse-density modulation (PDM) signal based on the first single-bit PWM signal and the second single-bit PWM signal.
-
公开(公告)号：US09749739B2
公开(公告)日：2017-08-29
申请号：US14858306
申请日：2015-09-18
Applicant: Qualcomm Incorporated
Inventor： Zhilong Tang , Jingxue Lu
CPC classification number: H04R3/007 , H04R29/001 , H04R2203/00 , H04R2430/01
Abstract: A method of protecting a speaker from thermal damage includes determining a first load current through a first resistor that is coupled to the speaker. The method also includes converting the first load current to a digital value using a second load current through a second resistor as a reference input. The second resistor is part of a circuit that reduces an effect of a temperature coefficient of resistance of the first resistor. The method also includes comparing the digital value of the first load current to a threshold value. The method further includes, responsive to the first load current being larger than the threshold value, generating an instruction to take an action to protect the speaker.
-
公开(公告)号：US11885836B2
公开(公告)日：2024-01-30
申请号：US18146832
申请日：2022-12-27
Applicant: QUALCOMM Incorporated
Inventor： Ramkumar Sivakumar , Jingxue Lu , Sherif Galal , Xinwang Zhang , Kshitij Yadav
CPC classification number: G01R19/0023 , H03F1/0227 , H03F3/2173 , H04R3/00 , H03F2200/03 , H03F2200/462 , H03F2200/481
Abstract: Certain aspects of the present disclosure are generally directed to circuitry and techniques for voltage-to-current conversion. For example, certain aspects provide a circuit for signal amplification including a first amplifier; a first transistor, a gate of the first transistor being coupled to an output of the first amplifier and a drain of the first transistor being coupled to an output node of circuit; a first resistive element coupled between a first input node of the circuit and an input of the first amplifier; a second amplifier; a second transistor, a gate of the second transistor being coupled to an output of the second amplifier and a drain of the second transistor being coupled to the output node of circuit; and a second resistive element coupled between a second input node of the circuit and an input of the second amplifier.
-
Patent Agency Ranking
公开(公告)号：US10194234B2
公开(公告)日：2019-01-29
申请号：US15613871
申请日：2017-06-05
Applicant: QUALCOMM Incorporated
Inventor： Jingxue Lu , Vijayakumar Dhanasekaran , Meysam Azin , Arash Mashayekhi , Kshitij Yadav
Abstract: An example apparatus includes an output jack including a ground pole and a power output pole, a power supply circuit configured to generate a power signal, a coupler circuit operably coupled to the ground pole and the power output pole of the output jack, such that the coupler circuit is configured to couple the power signal with a noise signal on the ground pole to generate a combined output signal on the power output pole.
-
公开(公告)号：US09461595B2
公开(公告)日：2016-10-04
申请号：US14210905
申请日：2014-03-14
Applicant: QUALCOMM Incorporated
Inventor： Jingxue Lu , Matthew David Sienko , Ankit Srivastava , Manu Mishra
CPC classification number: H03F1/0233 , H03F1/30 , H03F3/183 , H03F3/185 , H03F3/2173 , H03F3/45076 , H03F2200/03
Abstract: An apparatus includes voltage-to-current conversion circuitry comprising a first voltage-to-current converter and a second voltage-to-current converter. The apparatus also includes a capacitor coupled to the first voltage-to-current converter and to the second voltage-to-current converter.
Abstract translation: 一种装置包括包括第一电压 - 电流转换器和第二电压 - 电流转换器的电压 - 电流转换电路。 该装置还包括耦合到第一电压 - 电流转换器和第二电压 - 电流转换器的电容器。
-
公开(公告)号：US11536749B2
公开(公告)日：2022-12-27
申请号：US17154758
申请日：2021-01-21
Applicant: QUALCOMM Incorporated
Inventor： Ramkumar Sivakumar , Jingxue Lu , Sherif Galal , Xinwang Zhang , Kshitij Yadav
Abstract: Certain aspects of the present disclosure are generally directed to circuitry and techniques for voltage-to-current conversion. For example, certain aspects provide a circuit for signal amplification including a first amplifier; a first transistor, a gate of the first transistor being coupled to an output of the first amplifier and a drain of the first transistor being coupled to an output node of circuit; a first resistive element coupled between a first input node of the circuit and an input of the first amplifier; a second amplifier; a second transistor, a gate of the second transistor being coupled to an output of the second amplifier and a drain of the second transistor being coupled to the output node of circuit; and a second resistive element coupled between a second input node of the circuit and an input of the second amplifier.
-
公开(公告)号：US10164650B2
公开(公告)日：2018-12-25
申请号：US15435155
申请日：2017-02-16
Applicant: QUALCOMM Incorporated
Inventor： Jingxue Lu , Matthew Sienko
Abstract: A system and method for pulse-width modulation (PWM) mismatch shaping. The method includes receiving a multi-bit pulse-code modulated (PCM) signal and generating a voltage ramp signal. The method includes generating a first corrected signal based on a first feedback signal and the multi-bit PCM signal. The method includes generating a first single-bit PWM signal based on the first corrected signal and the voltage ramp signal. The method includes delaying the voltage-ramp signal and generating a second corrected signal based on a second feedback signal and the multi-bit PCM signal. The method includes generating a second single-bit PWM signal based on the second corrected signal and the delayed voltage ramp signal and generating a multi-bit pulse-density modulation (PDM) signal based on the first single-bit PWM signal and the second single-bit PWM signal.
-
公开(公告)号：US09602062B2
公开(公告)日：2017-03-21
申请号：US14320118
申请日：2014-06-30
Applicant: QUALCOMM Incorporated
Inventor： Jingxue Lu , Ankit Srivastava , Matthew David Sienko , Manu Mishra , Sheng Zhang
CPC classification number: H03F1/32 , H03F1/3205 , H03F3/185 , H03F3/217 , H03F3/2171 , H03F3/2173 , H03F3/45475 , H03F2200/03 , H03F2200/351 , H03F2203/45512 , H03F2203/45528
Abstract: A switching amplifier includes a compensation circuit to compensate for DC offset in the amplifier, to enhance operation of the switching amplifier. The compensation circuit may comprise a SAR ADC, where the DAC element can be used to provide a compensation voltage. The switching amplifier may further include a PWM modulator configured to avoid cross-talk to further enhance operation of the switching amplifier.
-
-
-
-
-
-
-
-
-
Search Results
19
records
(took 0.012 seconds)
