Inductor-enclosed voltage-controlled oscillators

    公开(公告)号:US10116259B2

    公开(公告)日:2018-10-30

    申请号:US14548691

    申请日:2014-11-20

    Abstract: Certain aspects of the present disclosure provide an inductor-enclosed switchable voltage-controlled oscillator (VCO), for use in a frequency synthesizer of a radio frequency integrated circuit (RFIC), for example. One example apparatus is a frequency synthesizer that generally includes a first VCO circuit comprising a first inductor and a second VCO circuit comprising a second inductor, wherein at least a portion of the first VCO circuit is disposed inside a loop of the second inductor. According to certain aspects, at least a portion of the second VCO circuit is disposed inside a loop of the first inductor.

    Folded metal-oxide-metal capacitor overlapped by on-chip inductor/transformer

    公开(公告)号:US10600731B2

    公开(公告)日:2020-03-24

    申请号:US16006657

    申请日:2018-06-12

    Abstract: An integrated circuit includes a capacitor (e.g., a folded metal-oxide-metal (MOM) capacitor) formed in the lower BEOL interconnect levels, without degrading an inductor's Q-factor. The integrated circuit includes the capacitor in one or more back-end-of-line (BEOL) interconnect levels. The capacitor includes multiple folded capacitor fingers having multiple sides and a pair of manifolds on a same side of the folded capacitor fingers. Each of the pair of manifolds is coupled to one or more of the folded capacitor fingers. The integrated circuit also includes an inductive trace having one or more turns in one or more different BEOL interconnect levels. The inductive trace overlaps one or more portions of the capacitor.

    Amplifiers with configurable mutually-coupled source degeneration inductors
    4.
    发明授权
    Amplifiers with configurable mutually-coupled source degeneration inductors 有权
    具有可配置的相互耦合的源极退化电感的放大器

    公开(公告)号:US09154087B2

    公开(公告)日:2015-10-06

    申请号:US13956626

    申请日:2013-08-01

    CPC classification number: H03F1/565 H03F1/223 H03F3/193 H03F3/68

    Abstract: Amplifiers with configurable mutually-coupled source degeneration inductors are disclosed. In an exemplary design, an apparatus (e.g., a wireless device or an integrated circuit) includes a gain transistor and a plurality of inductors, which may implement an amplifier. The gain transistor receives an input signal and provides an amplified signal. The plurality of inductors are mutually coupled, are coupled to the gain transistor, and provide a programmable source degeneration inductance for the gain transistor. The inductors may have a positive coupling coefficient and may provide a larger source degeneration inductance. Alternatively, the inductors may have a negative coupling coefficient and may provide a smaller source degeneration inductance.

    Abstract translation: 公开了具有可配置的相互耦合的源极退化电感器的放大器。 在示例性设计中,装置(例如,无线装置或集成电路)包括增益晶体管和可以实现放大器的多个电感器。 增益晶体管接收输入信号并提供放大信号。 多个电感器相互耦合,耦合到增益晶体管,并为增益晶体管提供可编程的源极退化电感。 电感器可以具有正耦合系数并且可以提供更大的源极退化电感。 或者,电感器可以具有负耦合系数并且可以提供较小的源极退化电感。

    AMPLIFIERS WITH CONFIGURABLE MUTUALLY-COUPLED SOURCE DEGENERATION INDUCTORS
    6.
    发明申请
    AMPLIFIERS WITH CONFIGURABLE MUTUALLY-COUPLED SOURCE DEGENERATION INDUCTORS 有权
    具有可配置的耦合源变换电感的放大器

    公开(公告)号:US20150035600A1

    公开(公告)日:2015-02-05

    申请号:US13956626

    申请日:2013-08-01

    CPC classification number: H03F1/565 H03F1/223 H03F3/193 H03F3/68

    Abstract: Amplifiers with configurable mutually-coupled source degeneration inductors are disclosed. In an exemplary design, an apparatus (e.g., a wireless device or an integrated circuit) includes a gain transistor and a plurality of inductors, which may implement an amplifier. The gain transistor receives an input signal and provides an amplified signal. The plurality of inductors are mutually coupled, are coupled to the gain transistor, and provide a programmable source degeneration inductance for the gain transistor. The inductors may have a positive coupling coefficient and may provide a larger source degeneration inductance. Alternatively, the inductors may have a negative coupling coefficient and may provide a smaller source degeneration inductance.

    Abstract translation: 公开了具有可配置的相互耦合的源极退化电感器的放大器。 在示例性设计中,装置(例如,无线装置或集成电路)包括增益晶体管和可以实现放大器的多个电感器。 增益晶体管接收输入信号并提供放大信号。 多个电感器相互耦合,耦合到增益晶体管,并为增益晶体管提供可编程的源极退化电感。 电感器可以具有正耦合系数并且可以提供更大的源极退化电感。 或者,电感器可以具有负耦合系数并且可以提供较小的源极退化电感。

    Directional coupler
    7.
    发明授权

    公开(公告)号:US10573950B2

    公开(公告)日:2020-02-25

    申请号:US15947293

    申请日:2018-04-06

    Abstract: Certain aspects of the present disclosure provide a directional coupler. In certain aspects, the directional coupler generally includes a first inductor and a second inductor wirelessly coupled to the first inductor. In certain aspects, the directional coupler generally includes an input port at a first terminal of the first inductor and a transmitted port at a second terminal of the first inductor. In certain aspects, the directional coupler generally includes a coupled port at a first terminal of the second inductor and an isolated port at a second terminal of the second inductor. In certain aspects, the directional coupler generally includes a first complex impedance component directly coupled to the isolated port and a second complex impedance component directly coupled to the coupled port.

    On-chip coplanar waveguide having a shielding layer comprising a capacitor formed by sets of interdigitated fingers

    公开(公告)号:US10446898B2

    公开(公告)日:2019-10-15

    申请号:US15687129

    申请日:2017-08-25

    Abstract: A coplanar waveguide may include a first transmission line extending between a first ground plane and a second ground plane at a first interconnect level. The coplanar waveguide may further include a shielding layer at a second interconnect level. The shielding layer may include a first set of conductive fingers coupled to the first ground plane. The first set of conductive fingers may be interdigitated with a second set of conductive fingers that are coupled to the second ground plane. Only a dielectric layer may be between the first set of conductive interdigitated fingers and the second set of conductive interdigitated fingers. The first ground plane, the second ground plane, the dielectric layer, and the shielding layer may form a capacitor.

Patent Agency Ranking