公开(公告)号：US20180331201A1

公开(公告)日：2018-11-15

申请号：US16026749

申请日：2018-07-03

Applicant: Samsung Electronics Co., Ltd.

Inventor： Choong-Ho Lee ,  Donggu Yi ,  Seung Chul Lee ,  Hyungsuk Lee ,  Seonah Nam ,  Changwoo Oh ,  Jongwook Lee ,  Song-Yi Han

IPC: H01L29/66 ,  H01L29/78 ,  H01L21/02 ,  H01L27/092 ,  H01L21/762 ,  H01L21/3205 ,  H01L29/51

CPC classification number: H01L29/6681 ,  H01L21/02255 ,  H01L21/32053 ,  H01L21/76224 ,  H01L27/092 ,  H01L29/517 ,  H01L29/66545 ,  H01L29/66795 ,  H01L29/7848 ,  H01L29/785

Abstract: Provided are field effect transistors and methods of fabricating the same. The transistor may include a substrate with an active pattern, the active pattern having a top surface and two sidewalls, a gate electrode proximal to the top surface and the sidewalls of the active pattern and crossing the active pattern, a gate spacer covering a sidewall of the gate electrode, a gate dielectric pattern at a bottom surface of the gate electrode, a source electrode on the active pattern at one side of the gate electrode, a drain electrode on the active pattern at another side of the gate electrode, and silicide patterns on surfaces of the source and drain electrodes, respectively. The gate dielectric pattern includes at least one high-k layer and the gate spacer has a dielectric constant that is smaller than that of the gate dielectric pattern.

公开(公告)号：US11731262B2

公开(公告)日：2023-08-22

申请号：US17510366

申请日：2021-10-25

Applicant: SAMSUNG ELECTRONICS CO., LTD.

Inventor： Seonah Nam ,  Myeongsang Yu ,  Yusun Lee ,  Jiyeon Lee ,  Dain Chung ,  Jangwon Lee ,  Jinsung Kim

IPC: B25J11/00 ,  B25J9/00 ,  G05B19/4155

CPC classification number: B25J9/0003 ,  B25J11/0005 ,  B25J11/008 ,  G05B19/4155 ,  G05B2219/50391

Abstract: A robot includes at least one motor driving the robot to perform a predetermined motion; a memory storing a motion map database and a program comprising one or more instructions; and at least one processor electrically connected to the at least one motor and the memory, the at least one processor being configured to: obtain an input motion identifier based on a user input, identify a motion state indicating whether the robot is performing a motion, based on the motion state being in an active state, store the input motion identifier in the memory, and based on the motion state being in an idle state: determine an active motion identifier from at least one motion identifier stored in the memory based on a predetermined criterion; and control the at least one motor to drive a motion corresponding to the active motion identifier based on the motion map database.

公开(公告)号：US11410994B2

公开(公告)日：2022-08-09

申请号：US17024044

申请日：2020-09-17

Applicant: Samsung Electronics Co., Ltd.

Inventor： Seonah Nam ,  Byungju Kang ,  Byungsung Kim ,  Hyelim Kim ,  Sungho Park ,  Yubo Qian

IPC: H01L27/088 ,  H01L23/538 ,  H01L29/06 ,  H01L29/423 ,  H01L21/8234 ,  H01L29/417 ,  H01L27/02 ,  H01L29/775 ,  H01L29/78

Abstract: A semiconductor device includes first and second external dummy areas, and a circuit area between the first and second external dummy areas. The circuit area includes circuit active regions and circuit gate lines. Each external dummy area includes an external dummy active region and external dummy gate lines overlapping the external dummy active region and spaced apart from the circuit gate lines. The external dummy active region has a linear shape extending in a first horizontal direction or a shape including active portions isolated from direct contact with each other and extending sequentially in the first horizontal direction. The circuit active regions are between the first and second external dummy active regions and include a first plurality of circuit active regions extending sequentially in the first horizontal direction and a second plurality of circuit active regions extending sequentially in a second horizontal direction perpendicular to the first horizontal direction.

公开(公告)号：US11908855B2

公开(公告)日：2024-02-20

申请号：US17880819

申请日：2022-08-04

Applicant: Samsung Electronics Co., Ltd.

Inventor： Seonah Nam ,  Byungju Kang ,  Byungsung Kim ,  Hyelim Kim ,  Sungho Park ,  Yubo Qian

IPC: H01L27/088 ,  H01L23/538 ,  H01L29/06 ,  H01L29/423 ,  B82Y10/00 ,  H01L21/8234 ,  H01L29/417 ,  H01L27/02 ,  H01L29/775 ,  H01L29/78

CPC classification number: H01L27/088 ,  H01L23/5384 ,  H01L29/0653 ,  H01L29/4232

Abstract: A semiconductor device includes first and second external dummy areas, and a circuit area between the first and second external dummy areas. The circuit area includes circuit active regions and circuit gate lines. Each external dummy area includes an external dummy active region and external dummy gate lines overlapping the external dummy active region and spaced apart from the circuit gate lines. The external dummy active region has a linear shape extending in a first horizontal direction or a shape including active portions isolated from direct contact with each other and extending sequentially in the first horizontal direction. The circuit active regions are between the first and second external dummy active regions and include a first plurality of circuit active regions extending sequentially in the first horizontal direction and a second plurality of circuit active regions extending sequentially in a second horizontal direction perpendicular to the first horizontal direction.

公开(公告)号：US12261171B2

公开(公告)日：2025-03-25

申请号：US18416375

申请日：2024-01-18

Applicant: Samsung Electronics Co., Ltd.

Inventor： Seonah Nam ,  Byungju Kang ,  Byungsung Kim ,  Hyelim Kim ,  Sungho Park ,  Yubo Qian

IPC: H01L27/088 ,  B82Y10/00 ,  H01L21/8234 ,  H01L23/538 ,  H01L27/02 ,  H01L29/06 ,  H01L29/417 ,  H01L29/423 ,  H01L29/775 ,  H01L29/78

Abstract: A semiconductor device includes first and second external dummy areas, and a circuit area between the first and second external dummy areas. The circuit area includes circuit active regions and circuit gate lines. Each external dummy area includes an external dummy active region and external dummy gate lines overlapping the external dummy active region and spaced apart from the circuit gate lines. The external dummy active region has a linear shape extending in a first horizontal direction or a shape including active portions isolated from direct contact with each other and extending sequentially in the first horizontal direction. The circuit active regions are between the first and second external dummy active regions and include a first plurality of circuit active regions extending sequentially in the first horizontal direction and a second plurality of circuit active regions extending sequentially in a second horizontal direction perpendicular to the first horizontal direction.