公开(公告)号：US20180054204A1

公开(公告)日：2018-02-22

申请号：US15730787

申请日：2017-10-12

Applicant: TEXAS INSTRUMENTS INCORPORATED

Inventor： Abhijit Kumar Das

IPC: H03L7/02 ,  G06F1/04

CPC classification number: H03L7/02 ,  G06F1/04

Abstract: A system, method and apparatus for tuning an internal oscillator to a desired frequency F1 is shown and uses an RC delay element that comprises a resistor, a capacitor and a comparator. The method includes receiving a clock signal from an oscillator to be tuned, triggering charging of the RC delay element, and N clock cycles after triggering the charging, the method determines whether the charge on the precision RC delay element is higher than or lower than a reference voltage. Correction to the clock frequency is based on the results.

公开(公告)号：US12028079B2

公开(公告)日：2024-07-02

申请号：US18115682

申请日：2023-02-28

Applicant: Texas Instruments Incorporated

Inventor： Bhavesh G. Bhakta ,  Venkateswara Reddy Pothireddy ,  Abhijit Kumar Das

IPC: H03L7/081 ,  H03L7/085

CPC classification number: H03L7/0818 ,  H03L7/0814 ,  H03L7/0816 ,  H03L7/085

Abstract: An example apparatus includes: digitally locked loop (DLL) circuitry coupled to a clock terminal and configured to generate a plurality of delayed clocks at a plurality of delayed clock terminals based on a reference clock of the clock terminal; first retimer circuitry coupled to the plurality of delayed clock terminals, a first data terminal, and a second data terminal, the first retimer circuitry configured to delay and serialize data of the first data terminal and the second data terminal using at least one of the delayed clocks of the plurality of delayed clock terminals; and second retimer circuitry coupled to the plurality of delayed clock terminals, a third data terminal, and a fourth data terminal, the second retimer circuitry configured to delay and serialize data of the third data terminal and the fourth data terminal.

公开(公告)号：US11811411B2

公开(公告)日：2023-11-07

申请号：US17734227

申请日：2022-05-02

Applicant: Texas Instruments Incorporated

Inventor： Abhijit Kumar Das ,  Ryan Alexander Smith

IPC: H03K5/1252 ,  H03K17/16

CPC classification number: H03K5/1252 ,  H03K17/16

Abstract: A glitch filter system includes an input stage to receive an input signal, a first output to provide a first digital signal, and a second output to provide a second digital signal. A C-element of such system receives the first digital signal and the second digital signal and provides a third digital signal at a first logic state in response to each of the first and second digital signals having a second logic state opposite the first logic state. An output latch of such system provides an output signal at the second logic state in response to the first logic state of the third digital. The output latch also receives the first and second digital signals to maintain the first logic state of the third digital signal in response to one of the first and second digital signals changing from the second logic state to the first logic state.

公开(公告)号：US11437997B1

公开(公告)日：2022-09-06

申请号：US17491173

申请日：2021-09-30

Applicant: TEXAS INSTRUMENTS INCORPORATED

Inventor： Abhijit Kumar Das

IPC: H03K19/0185 ,  H03K3/037

Abstract: A level shifter circuit is provided. In some examples, the level shifter circuit includes a first set of transistors and a second set of transistors coupled between first and second power supply nodes. The control terminals of the first and second lower transistors are coupled to an input node. The level shifter circuit also includes a third set of transistors and a fourth set of transistors coupled between first and third power supply nodes. A control terminal of a third lower transistor is coupled to a second intermediate node, and a control terminal of a fourth lower transistor is coupled to a first intermediate node. Control terminals of the first upper transistor and the fourth upper transistor are coupled to a third intermediate node. Control terminals of the second upper transistor and the third upper transistor are coupled to a fourth intermediate node.

公开(公告)号：US10560079B1

公开(公告)日：2020-02-11

申请号：US16291550

申请日：2019-03-04

Applicant: TEXAS INSTRUMENTS INCORPORATED

Inventor： Abhijit Kumar Das

IPC: H03B1/00 ,  H03K5/131 ,  H03K19/20 ,  G01R27/26 ,  H03K19/21 ,  H03K5/00

Abstract: A system includes an oscillator comprising a first switch, a current source, a capacitor, and a comparator, the capacitor and the comparator coupled at a node. The system includes one or more delay buffers coupled to the comparator. The system includes a first inverter coupled to the one or more delay buffers. The system includes a first buffer coupled to the one or more delay buffers. The system includes a first coupling capacitor coupled to the first inverter and the first buffer via second and third switches, respectively. The system includes a second inverter coupled to the one or more delay buffers. The system includes a second buffer coupled to the one or more delay buffers. The system includes a second coupling capacitor coupled to the second inverter and the second buffer via fourth and fifth switches, respectively. The first and second coupling capacitors are coupled to the oscillator.

公开(公告)号：US09825637B2

公开(公告)日：2017-11-21

申请号：US15296082

申请日：2016-10-18

Applicant: TEXAS INSTRUMENTS INCORPORATED

Inventor： Abhijit Kumar Das

IPC: H03L7/02 ,  G06F1/04

CPC classification number: H03L7/02 ,  G06F1/04

Abstract: A system, method and apparatus for tuning an internal oscillator to a desired frequency F1 is shown and uses an RC delay element that comprises a resistor, a capacitor and a comparator. The method includes receiving a clock signal from an oscillator to be tuned, triggering charging of the RC delay element, and N clock cycles after triggering the charging, the method determines whether the charge on the precision RC delay element is higher than or lower than a reference voltage. Correction to the clock frequency is based on the results.

公开(公告)号：US20240313786A1

公开(公告)日：2024-09-19

申请号：US18678824

申请日：2024-05-30

Applicant: Texas Instruments Incorporated

Inventor： Bhavesh G. Bhakta ,  Venkateswara Reddy Pothireddy ,  Abhijit Kumar Das

IPC: H03L7/081 ,  H03L7/085

CPC classification number: H03L7/0818 ,  H03L7/0814 ,  H03L7/0816 ,  H03L7/085

Abstract: An example system includes a controller having a first controller terminal, a second controller terminal, and a third controller terminal and digitally locked loop (DLL) circuitry having a first DLL terminal and a second DLL terminal, the first DLL terminal coupled to the first controller terminal. The system also includes first retimer circuitry having a first retimer terminal, and a second retimer terminal, and a third retimer terminal, the first retimer terminal coupled to the second DLL terminal and the second retimer terminal coupled to the second controller terminal and second retimer circuitry having a fourth retimer terminal, a fifth retimer terminal, and a sixth retimer terminal, the fourth retimer terminal coupled to the second DLL terminal and the fifth retimer terminal coupled to the third controller terminal.

公开(公告)号：US12000876B2

公开(公告)日：2024-06-04

申请号：US16540546

申请日：2019-08-14

Applicant: TEXAS INSTRUMENTS INCORPORATED

Inventor： Krishnasawamy Nagaraj ,  Paul Kimelman ,  Abhijit Kumar Das

IPC: G01R27/26

CPC classification number: G01R27/2605

Abstract: A capacitive sensing system includes a controller, a node connected to one side of a capacitance, the controller configured to measure the capacitance by measuring a time for a voltage across the capacitance to reach a predetermined reference voltage, a noise measurement circuit configured to measure electrical noise on the node, and the controller receiving the measurement of noise from the noise measurement circuit.

公开(公告)号：US20230099011A1

公开(公告)日：2023-03-30

申请号：US17490138

申请日：2021-09-30

Applicant: TEXAS INSTRUMENTS INCORPORATED

Inventor： Abhijit Kumar Das

IPC: H03M1/46 ,  H03M1/12 ,  H03M1/36

Abstract: An analog-to-digital converter (ADC) is provided. In some examples, the ADC includes a first reference voltage supply input, a second reference voltage supply input, a comparator comprising an input node, and a first reference switch coupled between the second reference voltage supply input and the input node of the comparator. The ADC also includes a set of capacitors, where each capacitor of the set of capacitors comprises a first terminal. In addition, the ADC includes a second reference switch coupled between the first reference voltage supply input and the first terminal of each capacitor of the set of capacitors. The ADC further includes a third switch coupled between the input node of the comparator and the first terminal of each capacitor of the set of capacitors.

公开(公告)号：US11323106B1

公开(公告)日：2022-05-03

申请号：US17101511

申请日：2020-11-23

Applicant: TEXAS INSTRUMENTS INCORPORATED

Inventor： Abhijit Kumar Das ,  Ryan Alexander Smith

IPC: H03K5/1252 ,  H03K17/16

Abstract: One example includes a glitch filter system. The system includes an input stage to receive an input signal, a first output to provide a first digital signal, and a second output to provide a second digital signal. A C-element receives the first digital signal and the second digital signal and provides a third digital signal at a first logic state in response to each of the first and second digital signals having a second logic state opposite the first logic state. An output latch provides an output signal at the second logic state in response to the first logic state of the third digital. The output latch also receives the first and second digital signals to maintain the first logic state of the third digital signal in response to one of the first and second digital signals changing from the second logic state to the first logic state.