-
公开(公告)号：US07224948B1
公开(公告)日：2007-05-29
申请号：US10148960
申请日：2000-01-11
申请人： Taizo Yamawaki , Satoshi Tanaka , Masaru Kokubo , Kazuo Watanabe , Masumi Kasahara , Kazuaki Hori , Julian Hildersley
发明人： Taizo Yamawaki , Satoshi Tanaka , Masaru Kokubo , Kazuo Watanabe , Masumi Kasahara , Kazuaki Hori , Julian Hildersley
CPC分类号： H03C3/0983 , H03C3/0925 , H03C3/0966 , H03D7/163 , H03J2200/17 , H03L7/23 , H04B1/0475 , H04B2001/0491 , H04L25/03343
摘要： There are provided a transmitter and a wireless communication terminal apparatus using the same for solving a problem of undesired spurs due to harmonics of an output signal of a frequency synthesizer, and further solving a problem of the undesired spurs occurring when the harmonics of an output signal of a crystal oscillator are mixed into a VCO to facilitate to design a circuit or a mounting substrate. The transmitter has a relationship between an output frequency of a PLL frequency conversion circuit (5) and output frequencies of frequency synthesizers (1, 2) stored therein, and the output frequencies of the frequency synthesizers (1, 2) input into the PLL frequency conversion circuit (5) are controlled on the basis of the relationship so that the undesired spurs are suppressed. Thereby, even when the undesired spurs occur in the output of the transmitter due to a crosstalk between circuits or through a substrate, which can be easily suppressed, it is therefore possible to reduce time and cost for redesigning the circuit or the substrate.
摘要翻译： 提供了一种使用该发送器和无线通信终端装置的方法，用于解决由于频率合成器的输出信号的谐波引起的不期望的杂散问题，并且进一步解决了当输出信号的谐波发生时出现的不需要的杂散的问题 的晶体振荡器混合到VCO中以便于设计电路或安装衬底。 发射机具有PLL频率转换电路（5）的输出频率和存储在其中的频率合成器（1,2）的输出频率与输入到PLL频率的频率合成器（1,2）的输出频率之间的关系 基于该关系来控制转换电路（5），从而抑制不需要的杂散。 因此，即使由于电路之间的串扰或通过可以容易地抑制的基板而在发射机的输出端发生不想要的杂散，因此可以减少重新设计电路或基板的时间和成本。
-
2.发明授权公开(公告)号：US07266171B2
公开(公告)日：2007-09-04
申请号：US10641136
申请日：2003-08-15
摘要： A communication apparatus includes a phase-locked loop circuit which receives a first signal having a frequency and converts it into an output signal having a transmission frequency and includes a current output type phase comparator which converts a phase difference between the first signal and a second signal into a current signal, a low pass filter which filters the current signal of the current output type phase comparator to produce an output signal a voltage controlled oscillator which produces an output signal having a transmission frequency corresponding to the output signal of the low pass filter the output signal of the voltage controlled oscillator constituting the output signal of the phase-locked loop circuit, a frequency converter which frequency-converts the output signal of the voltage controlled oscillator to produce the second signal, and a current source which supplies a current to an input of the low pass filter.
摘要翻译： 通信装置包括锁相环电路，其接收具有频率的第一信号并将其转换为具有发送频率的输出信号，并且包括电流输出型相位比较器，其转换第一信号和第二信号之间的相位差 将低通滤波器滤波电流输出型相位比较器的电流信号以产生输出信号，该压控振荡器产生具有与低通滤波器的输出信号对应的发送频率的输出信号， 构成锁相环电路的输出信号的压控振荡器的输出信号，对压控振荡器的输出信号进行频率转换以产生第二信号的频率转换器，以及向 输入低通滤波器。
-
公开(公告)号：US06639933B2
公开(公告)日：2003-10-28
申请号：US09993764
申请日：2001-11-27
IPC分类号： H03D324
摘要： A communication apparatus includes a phase-locked loop circuit which receives a first signal having a frequency and converts it into an output signal having a transmission frequency, and includes a current output type phase comparator which converts a phase difference between the first signal and a second signal into a current signal, a low pass filter which filters the current signal of the current output type phase comparator to produce an output signal, a voltage controlled oscillator which produces an output signal having a transmission frequency corresponding to the output signal of the low pass filter, the output signal of the voltage controlled oscillator constituting the output signal of the phase-locked loop circuit, a frequency converter which frequency-converts the output signal of the voltage controlled oscillator to produce the second signal, and a current source which supplies a current to an input of the low pass filter.
-
4.发明授权
公开(公告)号：US6163585A
公开(公告)日：2000-12-19
申请号：US16302
申请日：1998-01-30
IPC分类号： H03L7/085 , H03L7/093 , H03L7/10 , H03L7/183 , H03L7/185 , H04B1/3822 , H04B1/40 , H04L7/00 , H04L5/16
摘要： A phase-locked loop circuit includes a current output type phase comparator for converting a phase difference between a first signal and a second signal into a current signal to be outputted, a low pass filter for filtering the current signal of the current output type phase comparator to produce an output signal, a voltage controlled oscillator for producing an output signal having a frequency corresponding to the output signal of the low pass filter, a current source for supplying a current to an input of the low pass filter, a reset switch for applying to the voltage controlled oscillator a reset voltage for canceling a phase-locked state of the phase-locked loop, and a frequency converter for frequency-converting the output signal of the voltage controlled oscillator to produce the second signal.
摘要翻译： 锁相环电路包括电流输出型相位比较器，用于将第一信号和第二信号之间的相位差转换为要输出的电流信号;低通滤波器，用于对电流输出型相位比较器 产生输出信号的压控振荡器，用于产生具有与低通滤波器的输出信号对应的频率的输出信号的压控振荡器，用于向低通滤波器的输入端提供电流的电流源， 向压控振荡器施加用于消除锁相环的锁相状态的复位电压;以及频率变换器，用于对压控振荡器的输出信号进行频率转换以产生第二信号。
-
5.发明授权公开(公告)号：US06324219B2
公开(公告)日：2001-11-27
申请号：US09729721
申请日：2000-12-06
IPC分类号： H04L2704
摘要： A communication apparatus includes a phase-locked loop circuit which receives a first signal having a frequency and converts the first signal into an output signal having a transmission frequency. The phase-locked loop circuit includes a current output type phase comparator which converts a phase difference between the first signal and a second signal into a current signal, a low pass filter which filters the current signal of the current output type phase comparator to produce an output signal, a voltage controlled oscillator which produces an output signal having a transmission frequency corresponding to the output signal of the low pass filter, the output signal of the voltage controlled oscillator constituting the output signal of the phase-locked loop circuit, and a frequency converter which frequency-converts the output signal of the voltage controlled oscillator to produce the second signal.
摘要翻译： 通信装置包括锁相环电路，其接收具有频率的第一信号，并将第一信号转换为具有发送频率的输出信号。 锁相环电路包括电流输出型相位比较器，其将第一信号和第二信号之间的相位差转换为电流信号;低通滤波器，其对当前输出型相位比较器的电流信号进行滤波， 输出信号，产生具有与低通滤波器的输出信号对应的发送频率的输出信号的压控振荡器，构成锁相环电路的输出信号的压控振荡器的输出信号，以及频率 转换器，其对压控振荡器的输出信号进行频率转换以产生第二信号。
-
公开(公告)号：US20120155301A1
公开(公告)日：2012-06-21
申请号：US13308635
申请日：2011-12-01
IPC分类号： H04W24/00
CPC分类号： H04W28/06 , H04L1/0002 , H04L1/0014 , H04L43/00 , H04L67/12 , H04L69/04 , H04L2001/0097 , H04W4/38 , H04W24/10 , H04W84/18 , Y02D70/00
摘要： A wireless communication device includes a sensor processing unit that generates sensor data including a measurement result acquired by a sensor; a communication measurement unit that generates communication quality data including a communication state for transmitting a packet; a compression determination unit that determines compression rates of first sensor data and first communication quality data according to the contents of the first sensor data including the transmitted sensor data and the generated sensor data or the contents of the first communication quality data including the transmitted sensor data and the generated communication quality data; a compression unit that compresses the first sensor data and the first communication quality data according to the determined compression rates; and a wireless communication unit that transmits a packet including the compressed first sensor data and the compressed first communication quality data to another wireless communication device or the access point.
摘要翻译： 无线通信装置包括传感器处理单元，其生成包括由传感器获取的测量结果的传感器数据; 通信测量单元，其生成包括用于发送分组的通信状态的通信质量数据; 压缩确定单元，其根据包括所发送的传感器数据和所生成的传感器数据的第一传感器数据的内容或包括所发送的传感器数据的第一通信质量数据的内容来确定第一传感器数据和第一通信质量数据的压缩率 和生成的通信质量数据; 压缩单元，其根据确定的压缩率压缩第一传感器数据和第一通信质量数据; 以及无线通信单元，其将包括压缩的第一传感器数据和压缩的第一通信质量数据的分组发送到另一无线通信设备或接入点。
-
公开(公告)号：US08179733B2
公开(公告)日：2012-05-15
申请号：US13080958
申请日：2011-04-06
IPC分类号： G11C7/00
CPC分类号： H03L7/107 , G11C5/025 , G11C7/1072 , G11C7/22 , G11C7/222 , G11C8/12 , G11C11/4076 , G11C29/02 , G11C29/023 , G11C29/028 , G11C29/12005 , H03L7/0814 , H03L7/0898 , H03L7/1072 , H03L2207/14
摘要： A clock-generating circuit for forming internal clock signals by comparing a signal obtained by delaying, through a variable delay circuit, an input clock signal input through an external terminal with the input clock signal through a phase comparator circuit, and so controlling the delay time of the variable delay circuit that they are brought into agreement with each other, wherein the clock-generating circuit and an internal circuit to be operated by the clock signals formed thereby are formed on a common semiconductor substrate, and an element-forming region in which the clock-generating circuit is formed is electrically isolated from an element-forming region in which the digital circuit is constituted on the semiconductor substrate relying upon the element-isolation technology. The power-source passages, too, are formed independently of other digital circuits.
摘要翻译： 一种时钟发生电路，用于通过将通过可变延迟电路延迟通过外部端子输入的输入时钟信号与通过相位比较器电路的输入时钟信号相比较而获得的信号进行比较，从而控制延迟时间 的可变延迟电路，其中时钟发生电路和由其形成的时钟信号操作的内部电路形成在公共半导体衬底上，其中元件形成区域 形成时钟的电路与元件形成区电气隔离，其中数字电路依赖元件隔离技术构成在半导体衬底上。 电源通道也与其他数字电路无关地形成。
-
公开(公告)号：US07602665B2
公开(公告)日：2009-10-13
申请号：US12169253
申请日：2008-07-08
IPC分类号： G11C5/14
CPC分类号： H03L7/107 , G11C5/025 , G11C7/1072 , G11C7/22 , G11C7/222 , G11C8/12 , G11C11/4076 , G11C29/02 , G11C29/023 , G11C29/028 , G11C29/12005 , H03L7/0814 , H03L7/0898 , H03L7/1072 , H03L2207/14
摘要： A clock-generating circuit for forming internal clock signals by comparing a signal obtained by delaying, through a variable delay circuit, an input clock signal input through an external terminal with the input clock signal through a phase comparator circuit, and so controlling the delay time of the variable delay circuit that they are brought into agreement with each other, wherein the clock-generating circuit and an internal circuit to be operated by the clock signals formed thereby are formed on a common semiconductor substrate, and an element-forming region in which the clock-generating circuit is formed is electrically isolated from an element-forming region in which the digital circuit is constituted on the semiconductor substrate relying upon the element-isolation technology. The power-source passages, too, are formed independently of other digital circuits.
-
9.发明授权Filter control method, signal processing circuit and integrated circuit for wireless receiver 失效无线接收机的滤波器控制方法，信号处理电路和集成电路公开(公告)号：US07522896B2
公开(公告)日：2009-04-21
申请号：US11251922
申请日：2005-10-18
申请人： Takashi Oshima , Masaru Kokubo
发明人： Takashi Oshima , Masaru Kokubo
CPC分类号： H04B1/1027
摘要： A conventional method of controlling the passband of a filter involves an increase in cost for a chip due to a large area of a detection circuit for determining the level of an interference wave. The present invention utilizes a result obtained by detecting the amplitude level of a signal with an automatic gain control circuit to appropriately control the passband of a filter. The amplitude level of all the signals including a desired wave and an interference wave is detected by utilizing the automatic gain control circuit to thereby control the passband of a filter on the basis of the result.
摘要翻译： 控制滤波器的通带的常规方法涉及由于用于确定干扰波的电平的检测电路的大面积而导致芯片的成本增加。 本发明利用通过利用自动增益控制电路检测信号的幅度电平而获得的结果来适当地控制滤波器的通带。 通过利用自动增益控制电路检测包括期望波和干扰波的所有信号的振幅电平，从而基于结果控制滤波器的通带。
-
公开(公告)号：US07339489B2
公开(公告)日：2008-03-04
申请号：US10786542
申请日：2004-02-26
申请人： Hiroshi Arita , Masaru Kokubo , Kenichi Mizugaki
发明人： Hiroshi Arita , Masaru Kokubo , Kenichi Mizugaki
IPC分类号： G08B23/00
CPC分类号： G08B25/10
摘要： A sensor transmits and receives wireless signals at intervals. A sensor unit, a processor 130, a wireless transmitter circuit, and a wireless receiver circuit are activated in sequence only for a fixed time when the electric power generated by a generator circuit and charged in a capacitor reaches a preset level. Sensing information detected by the sensor unit is processed by the processor circuit and, information on the number of receivable bytes is added to the processing results in the wireless receiver circuit. This added information is sent as sensor information to the wireless host from the wireless transmitting circuit, and the wireless receiver circuit that activated after the wireless transmitter circuit was activated, receives a control information signal from the wireless host. This received information is processed in the processor circuit.
摘要翻译： 传感器间隔地发送和接收无线信号。 传感器单元，处理器130，无线发射器电路和无线接收器电路仅在发电机产生的电力并在电容器中充电的电力达到预设电平的固定时间内被依次激活。 由传感器单元检测到的感测信息由处理器电路处理，并且关于可接收字节数的信息被添加到无线接收器电路中的处理结果。 该添加的信息作为传感器信息从无线发送电路发送到无线主机，并且在无线发射机电路被激活之后激活的无线接收机电路从无线主机接收控制信息信号。 该接收到的信息在处理器电路中被处理。
-
-
-
-
-
-
-
-
-
搜索结果
63 条记录 (耗时 0.031 秒)
