利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

15 条记录 (耗时 0.018 秒)

    Methods of managing power in network computer systems
    1.
    发明授权
    Methods of managing power in network computer systems 有权
    网络计算机系统中的电源管理方法

    公开(公告)号：US09513695B2

    公开(公告)日：2016-12-06

    申请号：US13952567

    申请日：2013-07-26

    申请人： Virident Systems, Inc.

    发明人： Vijay Karamcheti ,  Kenneth A. Okin ,  Kumar Ganapathy

    IPC分类号： G06F12/02 ,  G06F1/32 ,  G06F3/06 ,  G06F9/50

    CPC分类号： G06F1/329 ,  G06F1/3209 ,  G06F1/3287 ,  G06F3/061 ,  G06F3/0625 ,  G06F3/0638 ,  G06F3/0653 ,  G06F3/0674 ,  G06F3/0689 ,  G06F9/5094 ,  Y02D10/154 ,  Y02D10/171 ,  Y02D10/22 ,  Y02D10/24

    摘要： In one embodiment of the invention, a memory apparatus is disclosed. The memory apparatus includes a memory array, a block read/write controller, and a random access read memory controller. The memory array is block read/write accessible and random read accessible. The block read/write controller is coupled between the memory array and an external interconnect. The block read/write controller performs block read/write operations upon the memory array to access blocks of consecutive memory locations therein. The random access read memory controller is coupled between the memory array and the external interconnect in parallel with the block read/write access controller. The random access read memory controller performs random read memory operations upon the memory array to access random memory locations therein.

    摘要翻译： 在本发明的一个实施例中，公开了一种存储装置。 存储装置包括存储器阵列，块读/写控制器和随机存取读存储控制器。 存储器阵列是块读/写可访问和随机读取可访问的。 块读/写控制器耦合在存储器阵列和外部互连之间。 块读/写控制器对存储器阵列执行块读/写操作，以访问其中的连续存储单元的块。 随机访问读存储器控制器与块读/写访问控制器并行地耦合在存储器阵列和外部互连之间。 随机存取读取存储器控制器对存储器阵列执行随机读取存储器操作以访问其中的随机存储器位置。

    ASYMMETRIC MEMORY MIGRATION IN HYBRID MAIN MEMORY
    4.
    发明申请
    ASYMMETRIC MEMORY MIGRATION IN HYBRID MAIN MEMORY 有权
    混合主存储器中的不对称存储器迁移

    公开(公告)号：US20140258603A1

    公开(公告)日：2014-09-11

    申请号：US14047603

    申请日：2013-10-07

    申请人： Virident Systems Inc.

    发明人： Vijay Karamcheti ,  Kenneth A. Okin ,  Kumar Ganapathy ,  Ashish Singhai ,  Rajesh Parekh

    IPC分类号： G06F12/08

    CPC分类号： G06F12/1009 ,  G06F3/0604 ,  G06F3/0628 ,  G06F3/0638 ,  G06F3/064 ,  G06F3/0646 ,  G06F3/0647 ,  G06F3/068 ,  G06F3/0685 ,  G06F9/5016 ,  G06F12/0207 ,  G06F12/0223 ,  G06F12/0292 ,  G06F12/08 ,  G06F12/10 ,  G06F12/121 ,  G06F12/1475 ,  G06F13/1657 ,  G06F13/1694 ,  G06F2212/205 ,  G06F2212/657 ,  Y02D10/13 ,  Y02D10/14 ,  Y02D10/22

    摘要： Main memory is managed by receiving a command from an application to read data associated with a virtual address that is mapped to the main memory. A memory controller determines that the virtual address is mapped to one of the symmetric memory components of the main memory, and accesses memory use characteristics indicating how the data associated with the virtual address has been accessed, The memory controller determines that the data associated with the virtual address has access characteristics suited to an asymmetric memory component of the main memory and loads the data associated with the virtual address to the asymmetric memory component of the main memory. After the loading and using the memory management unit, a command is received from the application to read the data associated with the virtual address, and the data associated with the virtual address is retrieved from the asymmetric memory component.

    摘要翻译： 通过接收来自应用程序的命令来读取与映射到主存储器的虚拟地址相关联的数据来管理主存储器。 存储器控制器确定虚拟地址被映射到主存储器的对称存储器组件中的一个，并且访问指示如何与虚拟地址相关联的数据被访问的存储器使用特性。存储器控制器确定与 虚拟地址具有适合于主存储器的非对称存储器组件的访问特征，并将与虚拟地址相关联的数据加载到主存储器的非对称存储器组件。 在加载和使用存储器管理单元之后，从应用程序接收到用于读取与虚拟地址相关联的数据的命令，并且从非对称存储器组件检索与虚拟地址相关联的数据。

    Memory modules with multi-chip packaged integrated circuits having flash memory
    5.
    发明授权
    Memory modules with multi-chip packaged integrated circuits having flash memory 有权
    具有多芯片封装集成电路的存储器模块具有闪存

    公开(公告)号：US09536609B2

    公开(公告)日：2017-01-03

    申请号：US14810346

    申请日：2015-07-27

    申请人： Virident Systems, Inc.

    发明人： Vijay Karamcheti ,  Kumar Ganapathy

    IPC分类号： G11C16/04 ,  G06F12/06 ,  G06F17/30 ,  G06F12/02 ,  G11C16/06 ,  G06F7/78

    CPC分类号： G11C16/0408 ,  G06F7/78 ,  G06F12/0207 ,  G06F12/0246 ,  G06F12/0607 ,  G06F17/30477 ,  G06F2212/7201 ,  G06F2212/7208 ,  G11C16/06 ,  Y02D10/13

    摘要： A memory module is provided. In one example, the memory module includes a printed circuit board with one or more connectors, and a plurality of multi-chip packaged integrated circuit parts mounted to the printed circuit board. Each of the plurality of multi-chip packaged integrated circuit parts includes an integrated circuit package including a slave memory controller (SMC) die and one or more pairs of (1) a spacer under the slave memory controller die and (2) a flash memory die under the spacer. Each flash memory die is larger than each spacer to provide an opening into a perimeter of the flash memory die to which electrical connections may be made.

    摘要翻译： 提供存储器模块。 在一个示例中，存储器模块包括具有一个或多个连接器的印刷电路板和安装到印刷电路板的多个多芯片封装集成电路部件。 多个多芯片封装集成电路部件中的每一个包括集成电路封装，其包括从存储器控制器（SMC）管芯和一对或多对（1）从属存储器控制器管芯下方的间隔件，以及（2）闪存 死在垫片下面。 每个闪速存储器模具大于每个间隔件，以提供到闪存存储器管芯的周边的开口，可以进行电连接。

    NETWORK COMPUTER SYSTEMS WITH POWER MANAGEMENT
    6.
    发明申请
    NETWORK COMPUTER SYSTEMS WITH POWER MANAGEMENT 审中-公开
    具有电源管理的网络计算机系统

    公开(公告)号：US20160342195A1

    公开(公告)日：2016-11-24

    申请号：US15092492

    申请日：2016-04-06

    申请人： Virident Systems, Inc.

    发明人： Vijay Karamcheti ,  Kenneth Alan Okin ,  Kumar Ganapathy

    IPC分类号： G06F1/32 ,  G06F3/06

    CPC分类号： G06F1/329 ,  G06F1/3209 ,  G06F1/3287 ,  G06F3/061 ,  G06F3/0625 ,  G06F3/0638 ,  G06F3/0653 ,  G06F3/0674 ,  G06F3/0689 ,  G06F9/5094 ,  Y02D10/154 ,  Y02D10/171 ,  Y02D10/22 ,  Y02D10/24

    摘要： In one embodiment of the invention, a memory apparatus is disclosed. The memory apparatus includes a memory array, a block read/write controller, and a random access read memory controller. The memory array is block read/write accessible and random read accessible. The block read/write controller is coupled between the memory array and an external interconnect. The block read/write controller performs block read/write operations upon the memory array to access blocks of consecutive memory locations therein. The random access read memory controller is coupled between the memory array and the external interconnect in parallel with the block read/write access controller. The random access read memory controller performs random read memory operations upon the memory array to access random memory locations therein.

    摘要翻译： 在本发明的一个实施例中，公开了一种存储装置。 存储装置包括存储器阵列，块读/写控制器和随机存取读存储器控制器。 存储器阵列是块读/写可访问和随机读取可访问的。 块读/写控制器耦合在存储器阵列和外部互连之间。 块读/写控制器对存储器阵列执行块读/写操作，以访问其中的连续存储单元的块。 随机访问读存储器控制器与块读/写访问控制器并行地耦合在存储器阵列和外部互连之间。 随机存取读取存储器控制器对存储器阵列执行随机读取存储器操作以访问其中的随机存储器位置。

    ASYMMETRIC MEMORY MIGRATION IN HYBRID MAIN MEMORY
    9.
    发明申请
    ASYMMETRIC MEMORY MIGRATION IN HYBRID MAIN MEMORY 有权
    混合主存储器中的不对称存储器迁移

    公开(公告)号：US20160117131A1

    公开(公告)日：2016-04-28

    申请号：US14990314

    申请日：2016-01-07

    申请人： Virident Systems Inc.

    发明人： Vijay Karamcheti ,  Kenneth A. Okin ,  Kumar Ganapathy ,  Ashish Singhai ,  Rajesh Parekh

    IPC分类号： G06F3/06

    CPC分类号： G06F12/1009 ,  G06F3/0604 ,  G06F3/0628 ,  G06F3/0638 ,  G06F3/064 ,  G06F3/0646 ,  G06F3/0647 ,  G06F3/068 ,  G06F3/0685 ,  G06F9/5016 ,  G06F12/0207 ,  G06F12/0223 ,  G06F12/0292 ,  G06F12/08 ,  G06F12/10 ,  G06F12/121 ,  G06F12/1475 ,  G06F13/1657 ,  G06F13/1694 ,  G06F2212/205 ,  G06F2212/657 ,  Y02D10/13 ,  Y02D10/14 ,  Y02D10/22

    摘要： Main memory is managed by receiving a command from an application to read data associated with a virtual address that is mapped to the main memory. A memory controller determines that the virtual address is mapped to one of the symmetric memory components of the main memory, and accesses memory use characteristics indicating how the data associated with the virtual address has been accessed, The memory controller determines that the data associated with the virtual address has access characteristics suited to an asymmetric memory component of the main memory and loads the data associated with the virtual address to the asymmetric memory component of the main memory. After the loading and using the memory management unit, a command is received from the application to read the data associated with the virtual address, and the data associated with the virtual address is retrieved from the asymmetric memory component.

    摘要翻译： 通过接收来自应用程序的命令来读取与映射到主存储器的虚拟地址相关联的数据来管理主存储器。 存储器控制器确定虚拟地址被映射到主存储器的对称存储器组件中的一个，并且访问指示如何与虚拟地址相关联的数据被访问的存储器使用特性。存储器控制器确定与 虚拟地址具有适合于主存储器的非对称存储器组件的访问特征，并将与虚拟地址相关联的数据加载到主存储器的非对称存储器组件。 在加载和使用存储器管理单元之后，从应用程序接收到用于读取与虚拟地址相关联的数据的命令，并且从非对称存储器组件检索与虚拟地址相关联的数据。