-
公开(公告)号:US20240324471A1
公开(公告)日:2024-09-26
申请号:US18677589
申请日:2024-05-29
Inventor: MingYuan SONG , Shy-Jay LIN , William J. GALLAGHER , Hiroki NOGUCHI
CPC classification number: H10N50/80 , G11C11/1655 , G11C11/1657 , H10N50/01 , H10N50/85
Abstract: A magnetic memory device includes a magnetic tunnel junction (MTJ) stack, a spin-orbit torque (SOT) induction wiring disposed over the MTJ stack, a first terminal coupled to a first end of the SOT induction wiring, a second terminal coupled to a second end of the SOT induction wiring, and a selector layer coupled to the first terminal.
-
公开(公告)号:US20240315147A1
公开(公告)日:2024-09-19
申请号:US18677654
申请日:2024-05-29
Inventor: Ji-Feng YING , Jhong-Sheng WANG , Tsann LIN
CPC classification number: H10N50/80 , G11C11/161 , G11C11/1655 , G11C11/1657 , G11C11/1659 , G11C11/1675 , H01F10/3254 , H01F10/329 , H10B61/22 , H10N50/01 , H10N50/85 , H10N52/80
Abstract: A magnetic memory includes a first spin-orbital-transfer-spin-torque-transfer (SOT-STT) hybrid magnetic device disposed over a substrate, a second SOT-STT hybrid magnetic device disposed over the substrate, and a SOT conductive layer connected to the first and second SOT-STT hybrid magnetic devices. Each of the first and second SOT-STT hybrid magnetic devices includes a first magnetic layer, as a magnetic free layer, a spacer layer disposed under the first magnetic layer, and a second magnetic layer, as a magnetic reference layer, disposed under the spacer layer. The SOT conductive layer is disposed over the first magnetic layer of each of the first and second SOT-STT hybrid magnetic devices.
-
公开(公告)号:US12094510B2
公开(公告)日:2024-09-17
申请号:US17807518
申请日:2022-06-17
Applicant: NXP USA, Inc.
Inventor: Anirban Roy , Thomas Stephen Harp , Nihaar N. Mahatme , Jon Scott Choy
IPC: G11C11/16
CPC classification number: G11C11/1675 , G11C11/1655 , G11C11/1657 , G11C11/1673 , G11C11/1677
Abstract: A magnetoresistive random access memory (MRAM) array includes a data array and a sensor array. Each MRAM cell includes a Magnetic Tunnel Junction (MTJ). Each MRAM cell of the data array stores a data bit. A first and second column of the sensor array are connected to form a sensor column which includes sensor cells, each formed by a first MRAM cell in the first column together with a second MRAM cell in the second column along a same word line. Only one of a first MTJ of the first MRAM cell or second MTJ of the second MRAM cell is used as an MTJ of the sensor cell, and drain electrodes of select transistors of the first and second MRAM cells are electrically connected. Read circuitry provides read data from the data array and a sensor output indicative of a rupture state of an MTJ of the sensor array.
-
公开(公告)号:US12073863B2
公开(公告)日:2024-08-27
申请号:US17387588
申请日:2021-07-28
Applicant: HUAWEI TECHNOLOGIES CO., LTD.
Inventor: Yue Pan , Yanxiang Liu , Stephane Badel
IPC: G11C11/16
CPC classification number: G11C11/1675 , G11C11/1655 , G11C11/1657 , G11C11/1673
Abstract: A memory and an electronic device are provided. The memory includes a storage element (10), a first transistor (21), a second transistor (22), a first bit line (BLA), and a second bit line (BLB). The storage element (10) is coupled to the first bit line (BLA) and the second bit line (BLB) by separately using the first transistor (21) and the second transistor (22), and the first transistor (21) and the second transistor (22) are turned on during a write operation. When the foregoing solution is used, compared with providing a required write current by using one transistor, providing the write current by using the two transistors may enable a smaller transistor to meet a requirement, thereby reducing an area required by the entire memory. In addition, the memory in this application can still support a dual-port feature in a read operation.
-
公开(公告)号:US12035636B2
公开(公告)日:2024-07-09
申请号:US18140472
申请日:2023-04-27
Inventor: Ji-Feng Ying , Jhong-Sheng Wang , Tsann Lin
CPC classification number: H10N50/80 , G11C11/161 , G11C11/1655 , G11C11/1657 , G11C11/1659 , G11C11/1675 , H01F10/3254 , H01F10/329 , H10B61/22 , H10N50/01 , H10N50/85 , H10N52/80
Abstract: A magnetic memory includes a first spin-orbital-transfer-spin-torque-transfer (SOT-STT) hybrid magnetic device disposed over a substrate, a second SOT-STT hybrid magnetic device disposed over the substrate, and a SOT conductive layer connected to the first and second SOT-STT hybrid magnetic devices. Each of the first and second SOT-STT hybrid magnetic devices includes a first magnetic layer, as a magnetic free layer, a spacer layer disposed under the first magnetic layer, and a second magnetic layer, as a magnetic reference layer, disposed under the spacer layer. The SOT conductive layer is disposed over the first magnetic layer of each of the first and second SOT-STT hybrid magnetic devices.
-
公开(公告)号:US20240221809A1
公开(公告)日:2024-07-04
申请号:US18461304
申请日:2023-09-05
Applicant: Kioxia Corporation
Inventor: Yasuaki OOTERA , Tsutomu NAKANISHI , Nobuyuki UMETSU , Tomoe NISHIMURA , Susumu HASHIMOTO , Masaki KADO , Tsuyoshi KONDO
CPC classification number: G11C11/161 , G11C11/1655 , G11C11/1673 , G11C11/1675 , H10B61/22 , H10N50/01 , H10N50/10 , H10N50/80
Abstract: According to one embodiment, a magnetic memory includes first magnetic members extending in a first direction, first wirings extending in a second direction and spaced from each other in a third direction, and a second magnetic member. The second magnetic member has a first portion above the first wirings, a second portion extending in the second direction between adjacent first wirings, a third portion below the plurality of first wirings, and a fourth portion with a part inside an upper end portion of a first magnetic member. A third wiring extends in the third direction and is connected to lower end portions of first magnetic members.
-
公开(公告)号:US12020736B2
公开(公告)日:2024-06-25
申请号:US17401394
申请日:2021-08-13
Applicant: International Business Machines Corporation
Inventor: Daniel Worledge , Pouya Hashemi , John Kenneth DeBrosse
CPC classification number: G11C11/161 , G11C11/1655 , G11C11/1657 , G11C11/1673 , G11C11/1675 , H10B61/10 , H10B61/22 , H10N50/10 , H10N50/85 , H10N52/80
Abstract: A spin-orbit torque magnetoresistive random-access memory device formed by forming an array of transistors, where a column of the array includes a source line contacting the source contact of each transistor of the column, forming a spin-orbit-torque (SOT) line contacting the drain contacts of the transistors of the row, and forming an array of unit cells, each unit cell including a spin-orbit-torque (SOT) magnetoresistive random access memory (MRAM) cell stack disposed above and in electrical contact with the SOT line, where the SOT-MRAM cell stack includes a free layer, a tunnel junction layer, and a reference layer, a diode structure above and in electrical contact with the SOT-MRAM cell stack, an upper electrode disposed above and in electrical contact with the diode structure.
-
公开(公告)号:US12014763B2
公开(公告)日:2024-06-18
申请号:US17882790
申请日:2022-08-08
Applicant: Samsung Electronics Co., Ltd.
Inventor: Chan Kyung Kim , Ji Yean Kim , Hyun Taek Jung , Ji Eun Kim , Tae Seong Kim , Sang-Hoon Jung , Jae Wook Joo
IPC: G11C11/16
CPC classification number: G11C11/1675 , G11C11/161 , G11C11/1655 , G11C11/1657 , G11C11/1673
Abstract: Magnetic junction memory devices and methods for writing data to memory devices are provided. The magnetic junction memory device includes a first memory bank including first magnetic junction memory cells, a first local write driver adjacent to the first memory bank, connected to global data lines, the first local write driver configured to write data to the first magnetic junction memory cells via local data lines, a second memory bank adjacent to the first memory bank and including second magnetic junction memory cells, a second local write driver adjacent to the second memory bank, connected to the global data lines, the second local write driver configured to write data to the second magnetic junction memory cells via local data lines, and a global write driver configured to provide first and second write data to the first and second local write driver, respectively, via the global data lines.
-
公开(公告)号:US11996130B2
公开(公告)日:2024-05-28
申请号:US17627839
申请日:2020-06-11
Applicant: Sony Semiconductor Solutions Corporation
Inventor: Takashi Yokoyama , Mikio Oka , Yasuo Kanda
IPC: G11C11/16
CPC classification number: G11C11/1675 , G11C11/1655 , G11C11/1657 , G11C11/1673
Abstract: A nonvolatile memory cell includes a resistance-change nonvolatile memory element 50 and a selection transistor TR. One end of the nonvolatile memory element 50 is connected to one source/drain region 15A of the selection transistor TR and is connected to a write line WR. The other source/drain region 15B of the selection transistor TR is connected to a select line SL. The other end of the nonvolatile memory element 50 is connected to a bit line BL.
-
公开(公告)号:US11961546B2
公开(公告)日:2024-04-16
申请号:US17391639
申请日:2021-08-02
Inventor: Chia-Fu Lee , Hon-Jarn Lin , Po-Hao Lee , Ku-Feng Lin , Yi-Chun Shih , Yu-Der Chih
CPC classification number: G11C11/1675 , G11C11/161 , G11C11/1655 , G11C11/1657 , G11C11/1673 , H10B61/22 , H10N50/10
Abstract: A reference circuit for generating a reference current includes a plurality of resistive elements including at least one magnetic tunnel junction (MTJ). A control circuit is coupled to a first terminal of the at least one MTJ and is configured to selectively flow current through the at least one MTJ in the forward and inverse direction to generate a reference current.
-
-
-
-
-
-
-
-
-