Autoclean for load locks in substrate processing systems

    公开(公告)号:US12094739B2

    公开(公告)日:2024-09-17

    申请号:US17767248

    申请日:2020-10-05

    摘要: A method for cleaning a load lock in a substrate processing system includes, in a first period, opening a first valve in fluid communication with a gas source to supply gas through a first vent into a gas volume of the load lock. The gas is supplied at a pressure and flow rate sufficient to disturb particles from surfaces of the load lock. The method includes, in a second period subsequent to the first period and with the first valve opened, opening a second valve in fluid communication with a pump and turning on the pump to flush the gas and particles from the gas volume of the load lock, and, in a third period subsequent to the second period, closing the first valve while continuing to pump the gas and the particles from the gas volume of the load lock via the second valve.

    EFEM ROBOT AUTO TEACHING METHODOLOGY
    5.
    发明公开

    公开(公告)号:US20240249961A1

    公开(公告)日:2024-07-25

    申请号:US18625330

    申请日:2024-04-03

    摘要: The present disclosure relates to a method of programming an EFEM. The method includes placing an automatic teaching element within an EFEM chamber at a first time. The automatic teaching element is operated at a second time to measure one or more parameters corresponding to an initial position of an EFEM robot within the EFEM chamber. The automatic teaching element is removed from the EFEM chamber at a third time and then placed within the EFEM chamber at a fourth time. The automatic teaching element is operated at a fifth time to determine positional parameters describing a difference between the initial position and a new position of the EFEM robot. A second plurality of steps are determined based upon the positional parameters. The EFEM robot is configured to move along the second plurality of steps that extend along a path between first and second positions.

    SEMICONDUCTOR PROCESSING APPARATUS WITH ENHANCED CHAMBER USABILITY AND THE METHOD THEREOF

    公开(公告)号:US20240222176A1

    公开(公告)日:2024-07-04

    申请号:US18397549

    申请日:2023-12-27

    发明人: Yoshiyuki Umeoka

    摘要: A wafer processing apparatus and a method thereof are presented. The apparatus comprising a first loadlock and a second loadlock, a first wafer handling chamber comprising a first robot, pass-through chamber comprising upper slots and lower slots, a second wafer handling chamber comprising a second robot, and a scheduling unit configured to schedule movements of the plurality of wafers by the first robot and the second robot, wherein the scheduling unit configured to schedule the first robot to move wafers originated from the first loadlock from the at least one intermediate chamber into the at least one first upper slot and to move wafers originated from the second loadlock from the at least one intermediate chamber into the at least one second upper slot and further configured to schedule the first robot to move a wafer originated from the first loadlock from the at least one intermediate chamber into one of the at least one second upper slot when all the at least one first upper slot are occupied by wafers and to move the wafer to the at least one first upper slot when it becomes available and schedule the first robot to move a wafer originated from the second loadlock from the at least one intermediate chamber into one of the at least one first upper slot when all the at least one second upper slot are occupied by wafers and to move the wafer to the at least one second upper slot when it becomes available.

    Load port module
    7.
    发明授权

    公开(公告)号:US12002694B2

    公开(公告)日:2024-06-04

    申请号:US18187345

    申请日:2023-03-21

    IPC分类号: H01L21/67 B65G49/06

    CPC分类号: H01L21/67201 B65G49/068

    摘要: Substrate loading device including a frame adapted to connect the substrate loading device to a substrate processing apparatus, the frame having a transport opening through which substrates are transported between the substrate loading device and the substrate processing apparatus, a cassette support connected to the frame for holding at least one substrate cassette container for transfer of substrates to and from the at least one substrate cassette container through the transport opening, and selectably variable cassette support purge ports with a variable purge port nozzle outlet, variable between more than one selectable predetermined purge port nozzle characteristics, disposed on the cassette support, each of the more than one purge port nozzle characteristics being configured so that the purge port nozzle outlet with each selected predetermined purge port nozzle characteristic complements and couples to at least one purge port of the at least one substrate cassette container.

    WORKPIECE HANDLING ARCHITECTURE FOR HIGH WORKPIECE THROUGHPUT

    公开(公告)号:US20240145270A1

    公开(公告)日:2024-05-02

    申请号:US17977417

    申请日:2022-10-31

    摘要: A system for transferring semiconductor workpieces from a load lock to an orientation station and on to a platen is disclosed. The system comprises two load locks, two robots, and one orientation station. Each robot is associated with a respective load lock and follows a fixed sequence. The robot returns a processed workpiece to the load lock and also removes an unprocessed workpiece. The robot then moved to the orientation station, where it removes an aligned workpiece from the orientation station and deposits the unprocessed workpiece on the orientation station. Next, the robot moves to the platen, where it removes a processed workpiece and deposits the aligned workpiece. The robot then returns to the load lock and repeats this sequence.

    WAFER PROCESSING APPARATUS
    10.
    发明公开

    公开(公告)号:US20240120226A1

    公开(公告)日:2024-04-11

    申请号:US18474953

    申请日:2023-09-26

    发明人: Yoshiyuki Umeoka

    摘要: A wafer processing apparatus may be presented. The apparatus comprising a first loadlock and a second loadlock, at least one extra chambers for preprocessing or postprocessing the wafers, at least one reaction chambers configured to process the wafers, a first wafer handling chamber comprising a first robot, the first robot configured to move wafers between the first and second loadlocks and the extra chambers, a second wafer handling chamber comprising a second robot, the second robot configured to move wafers between the reaction chambers and a pass-through chamber, a pass-through chamber configured to stack wafers from both the first wafer handling chamber and the second wafer handling chamber; and a scheduling unit configured to schedule movements of the plurality of wafers by the first robot and the second robot.