Abstract:
A reference voltage generator including an electrostatic discharge (ESD) resistor, a first branch coupled to the ESD resistor and including a first capacitor, a second branch coupled to the ESD resistor and including a second capacitor, wherein the first and second capacitors are coupled in parallel, a first switch configured to control a first charge transfer path leading to the first branch, and a second switch configured to control a second charge transfer path leading to the second branch.
Abstract:
A delta-sigma modulator includes a loop filter, a quantizer configured to change an analog output signal into a digital signal, and a digital-to-analog converter configured to receive the digital signal and including a first capacitor and a second capacitor. In a first sampling period, the first capacitor is discharged, and at the same time, the second capacitor is charged with a reference voltage. In a second sampling period, the digital signal includes noise caused by a clock jitter, the first capacitor is charged with a reference voltage, and the second capacitor is discharged and generates a charge corresponding to the noise. In a next first sampling period, the first capacitor is discharged, and at the same time, the second capacitor generates a noise current corresponding to the noise using the charge and is charged with a reference voltage.
Abstract:
A reference voltage generator including an electrostatic discharge (ESD) resistor, a first branch coupled to the ESD resistor and including a first capacitor, a second branch coupled to the ESD resistor and including a second capacitor, wherein the first and second capacitors are coupled in parallel, a first switch configured to control a first charge transfer path leading to the first branch, and a second switch configured to control a second charge transfer path leading to the second branch.
Abstract:
A noise filtering circuit, a digital to analog converter and an electronic device are provided. The noise filtering circuit comprises a first amplifier configured to receive a bias voltage at a first input terminal, receive a bias output voltage at a second input terminal though a feedback path, and compensate for a difference between the bias voltage and the bias output voltage; a first transistor connected to an output of the first amplifier and having a gate to which an off-voltage is applied; a first capacitor connected to the first transistor; a second capacitor connected to the output of the first amplifier; a second transistor connected to the second capacitor and having a gate to which an off-voltage is applied, and a second amplifier having an input terminal connected to the first capacitor and a second input terminal connected to the second transistor.
Abstract:
Disclosed is an audio device including an audio codec circuit connected to a first channel electrode, a second channel electrode, and a microphone detection electrode, and a jack detection circuit connected to a first channel detection electrode, a ground detection electrode, and the microphone detection electrode, and, in response to voltages of the first channel detection electrode and the ground detection electrode corresponding to a ground voltage, the jack detection circuit detects insertion of a jack, applies the ground voltage to the ground detection electrode, and applies a bias voltage to the microphone detection electrode.
Abstract:
A headphone driver includes a pre-main amplifier and a main amplifier. The pre-main amplifier receives an input signal from first and second node and outputs the input signal to a third node. The main amplifier is between the third node and a fourth node. A first switch is between the fourth node and a fifth node. A second switch is between the fourth node and a sixth node. A third switch is between the fourth node and a seventh node. A fourth switch is between the fifth and seventh nodes. A fifth switch is between the first and fifth nodes. A capacitor is between the third and fifth nodes. A first feedback resistor is between the first and seventh nodes. A second feedback resistor is between the second and sixth nodes, and the sixth and seventh nodes are connected to a speaker.
Abstract:
An electronic circuit includes an output generator and an over-voltage detector. The output generator is configured to output an output signal to an output terminal. In response to an amplitude of a voltage of the output terminal being greater than an allowable amplitude, the over-voltage detector is configured to output an over-voltage detection signal of a first logic value, such that elements included in the output generator are turned off. In response to the over-voltage detector outputting the over-voltage detection signal of the first logic value again before a reference time elapses after the first logic value of the over-voltage detection signal changes to a second logic value of the over-voltage detection signal, the turned-off elements remain turned off. In response to the over-voltage detector outputting the over-voltage detection signal of the second logic value during the reference time, the turned-off elements are turned on.
Abstract:
A delta-sigma modulator includes a loop filter, a quantizer configured to change an analog output signal into a digital signal, and a digital-to-analog converter configured to receive the digital signal and including a first capacitor and a second capacitor. In a first sampling period, the first capacitor is discharged, and at the same time, the second capacitor is charged with a reference voltage. In a second sampling period, the digital signal includes noise caused by a clock jitter, the first capacitor is charged with a reference voltage, and the second capacitor is discharged and generates a charge corresponding to the noise. In a next first sampling period, the first capacitor is discharged, and at the same time, the second capacitor generates a noise current corresponding to the noise using the charge and is charged with a reference voltage.
Abstract:
A current DAC circuit includes a reference current source, a current mirror, a decoder, and one or more current DAC units. The reference current source provides a reference current to a first node. The current mirror includes first and second PMOS transistors configured to provide a copy current generated by copying the reference current to a second node and coupled, at respective drains, to separate nodes. The current mirror may reduce noise of the first and second PMOS transistors through swapping the separate nodes to which the respective drains of the first and second PMOS transistors are connected periodically according to first and second clock signals. The decoder generates one or more enable signals based on a data input signal. One or more current DAC units generate separate positive currents and negative currents based on the copy current and separate enable signals of the one or more enable signals, respectively.