Method of managing memory in multiprocessor system on chip
    131.
    发明申请
    Method of managing memory in multiprocessor system on chip 有权
    多处理器片上系统的内存管理方法

    公开(公告)号:US20080177941A1

    公开(公告)日:2008-07-24

    申请号:US11898659

    申请日:2007-09-13

    CPC classification number: G06F8/4441

    Abstract: Provided is a method of managing memory in a multiprocessor system on chip (MPSoC). According to an aspect of the present invention, locality of memory can be reflected and restricted memory resources can be efficiently used by determining a storage location of a variable or a function which corresponds to a symbol with reference to a symbol table based on memory access frequency of the variable or the function, comparing the determined storage location and a previous storage location, and copying the variable or the function stored in the previous storage location to the determined storage location if the determined storage location is different from the previous storage location.

    Abstract translation: 提供了一种在多处理器片上系统(MPSoC)中管理存储器的方法。 根据本发明的一个方面,通过基于存储器访问频率,参照符号表确定对应于符号的变量或函数的存储位置,可以反映存储器的局部性并且可以有效地使用受限的存储器资源 如果所确定的存储位置与先前存储位置不同,则将所确定的存储位置与先前存储位置进行比较,以及将存储在先前存储位置中的变量或功能复制到所确定的存储位置。

    Method, medium and apparatus scheduling tasks in a real time operating system
    133.
    发明申请
    Method, medium and apparatus scheduling tasks in a real time operating system 有权
    实时操作系统中的方法,介质和设备调度任务

    公开(公告)号:US20080168455A1

    公开(公告)日:2008-07-10

    申请号:US12002758

    申请日:2007-12-19

    CPC classification number: G06F9/4887

    Abstract: A scheduling method, medium and apparatus are provided. In the scheduling method, medium and apparatus, it is possible to prevent the possibility that the order between the priorities of the tasks represented by the expired timers and the tasks requested by the interrupt is reversed while also not deteriorating the performance of a real time operating system (RTOS), even though the number of timers expired when the interrupt occurs or that are already expired before the interrupt occurs is large, by selecting a timer for representing a point of time corresponding to a point of time when an interrupt occurs from among one or more timers each of which representing a task, a point of time assigned to the tasks, and a priority assigned to the task and executing a task represented by the selected timer and one or more tasks requested by the interrupt in order of priority.

    Abstract translation: 提供了调度方法,介质和设备。 在调度方法,媒体和装置中,可以防止由过期定时器表示的任务的优先级与中断所请求的任务之间的顺序相反的可能性,同时也不会恶化实时操作的性能 系统(RTOS),即使当中断发生时或者已经在中断发生之前已经到期的定时器数量过大时,通过选择用于表示与从中间发生的时间点相对应的时间点的定时器, 表示任务的一个或多个定时器,分配给任务的时间点,以及分配给该任务的优先级,并且以优先级顺序执行由所选定时器所表示的任务和中断所请求的一个或多个任务。

    Non-volatile semiconductor memory device
    134.
    发明申请
    Non-volatile semiconductor memory device 有权
    非易失性半导体存储器件

    公开(公告)号:US20050078523A1

    公开(公告)日:2005-04-14

    申请号:US10922122

    申请日:2004-08-18

    Abstract: A memory device in accordance with embodiments of the present invention includes a reference cell array and a plurality of banks. Each of the banks includes memory cells. A plurality of current copier circuits corresponds to the banks, respectively. Each of the current copier circuits copies a reference current flowing through a reference cell array to generate a reference voltage. A plurality of sense blocks correspond to the banks, respectively. Each of the sense blocks includes a plurality of sense amplifiers for sensing data from a corresponding bank in response to the reference voltage from the corresponding current copier circuit. Memory cell lay-out area is reduced, and sense speed is increased.

    Abstract translation: 根据本发明的实施例的存储器件包括参考单元阵列和多个存储体。 每个银行都包含存储单元。 多个当前复印机电路分别对应于存储体。 每个当前复印机电路复制流过参考单元阵列的参考电流以产生参考电压。 多个感测块分别对应于存储体。 每个感测块包括多个读出放大器,用于响应于来自相应的当前复印机电路的参考电压来感测来自相应存储体的数据。 存储单元布局区域减少,感测速度提高。

    Suction head of a surface mounting device
    135.
    发明授权
    Suction head of a surface mounting device 失效
    表面安装装置的吸头

    公开(公告)号:US06735853B2

    公开(公告)日:2004-05-18

    申请号:US09947527

    申请日:2001-09-07

    Applicant: Seung Won Lee

    Inventor: Seung Won Lee

    Abstract: A suction head for a mounting apparatus includes: a socket having a first through hole in an inner direction and a fixing member inside the first through hole, one end of the inside of the first through hole being mounted to a hollow shaft by using the fixing member, a nozzle having a second through hole for forming an air passage when sucking parts in the inner direction, a coupling member having a third through hole in the inner direction and plate spring members installed inside the third through hole for supporting the nozzle and for alleviating impact when the nozzle sucks parts, and a holder for fixing the nozzle so that it is not removed from the coupling member.

    Abstract translation: 一种用于安装设备的吸头包括:具有内部方向的第一通孔和第一通孔内部的固定构件的插座,第一通孔的内部的一端通过使用固定件安装到空心轴上 构件,具有用于在向内方向吸取部件时形成空气通道的第二通孔的喷嘴,在内侧具有第三通孔的联接构件和安装在用于支撑喷嘴的第三通孔内部的板簧构件,并且用于 当喷嘴吸入部件时减轻冲击,以及用于固定喷嘴的保持器,使得其不从联接构件移除。

    Grating-assisted vertical codirectional coupler having pair grating
structure
    136.
    发明授权
    Grating-assisted vertical codirectional coupler having pair grating structure 有权
    具有对光栅结构的光栅辅助垂直编码耦合器

    公开(公告)号:US6101302A

    公开(公告)日:2000-08-08

    申请号:US150695

    申请日:1998-09-10

    Abstract: The present invention relates to an optical filter for selecting a wavelength to be used in an optical communication and optical switching equipment and, more particularly, to an optical filter in order to reduce a sidelobe deteriorating its characteristics. The optical filter according to the present invention includes a plurality of pair gratings formed in a cladding layer, wherein a period of the grating pairs is constant throughout the optical filter, wherein the pair gratings are divided into two unit gratings, and wherein intervals between unit grating within pair grating are spatially different.

    Abstract translation: 本发明涉及用于选择在光通信和光交换设备中使用的波长的光滤波器,更具体地说,涉及一种滤光器,以减少旁瓣劣化其特性。 根据本发明的滤光器包括形成在包层中的多个对光栅,其中光栅对的周期在整个滤光器中是恒定的,其中对光栅被分成两个单位光栅,并且其中单元间的间隔 对光栅内的光栅在空间上是不同的。

    Method for preparing an optical switching device having multiple quantum
wells
    137.
    发明授权
    Method for preparing an optical switching device having multiple quantum wells 失效
    一种具有多个量子阱的光开关器件的制备方法

    公开(公告)号:US5238867A

    公开(公告)日:1993-08-24

    申请号:US818846

    申请日:1992-01-10

    CPC classification number: G02F3/028 Y10S148/16

    Abstract: Disclosed herein is a novel process for the manufacture of optical bistable switching device including multiple quantum wells. The process is carried out by: supplying a first organo-metallic compound as the source of a first metallic element and a reaction gas continuously while supplying a second organo-metallic compound as the source of a second metallic element in a discrete mode into a reactor and cultivating a semiconductor multiple quantum wells region having multiple pairs of intrinsic semiconductor-layer/semiconductor-layer(GaAs/AlGaAs), one of the layer containing said second metallic element(Al), while controlling the mole fraction of said second metallic element(Al) to be in the range of 0.01 to 0.25 of the total first and second metal contents existing in the layer containing the second metallic element, thereby lowering the impurity concentration and optimizing the negative resistance.

    Abstract translation: 本文公开了一种用于制造包括多个量子阱的光学双稳态开关器件的新颖方法。 该方法通过以下方式进行:将第一有机金属化合物作为第一金属元素的源和反应气体连续供给,同时以离散模式将第二有机金属化合物作为第二金属元素的源供入反应器 以及培养具有多对本征半导体层/半导体层(GaAs / AlGaAs)的半导体多量子阱区域,所述本体半导体层/半导体层(GaAs / AlGaAs)是包含所述第二金属元素(Al)的层之一,同时控制所述第二金属元素 Al)在含有第二金属元素的层中的总第一和第二金属含量的0.01至0.25的范围内,从而降低杂质浓度并优化负电阻。

    EXIT DEVICE DOOR LOCK AND EXIT DEVICE COMPRISING SAME

    公开(公告)号:US20250034908A1

    公开(公告)日:2025-01-30

    申请号:US18707156

    申请日:2022-11-09

    Applicant: Seung Won LEE

    Inventor: Seung Won LEE

    Abstract: The present invention relates to an exit device door lock and an exit device comprising same. To this end, the exit device of the present invention comprises: a device frame inserted into a door panel; a damper part inserted into the device frame and provided to absorb and damp impact power generated according to the operation of pushing parts; the pushing parts provided at both sides of the damper part to be pressable by a user; a slider provided to slidingly reciprocate along the device frame by the pushing part at the other side; and a slide bar coupled at one side thereof to the slider and provided such that the other side thereof is coupled to a door lock deadbolt by which a door is locked/unlocked.

    Apparatus and method for thread progress tracking using deterministic progress index
    140.
    发明授权
    Apparatus and method for thread progress tracking using deterministic progress index 有权
    使用确定性进度指标进行线程进度跟踪的装置和方法

    公开(公告)号:US08943503B2

    公开(公告)日:2015-01-27

    申请号:US13156492

    申请日:2011-06-09

    CPC classification number: G06F11/3466 G06F11/3423 G06F2201/88

    Abstract: Provided is a method and apparatus for measuring a performance or a progress state of an application program to perform data processing and execute particular functions in a computing environment using a micro architecture. A thread progress tracking apparatus may include a selector to select at least one thread constituting an application program; a determination unit to determine, based on a predetermined criterion, whether an instruction execution scheme corresponds to a deterministic execution scheme having a regular cycle or a nondeterministic execution scheme having an irregular delay cycle with respect to each of at least one instruction constituting a corresponding thread; and a deterministic progress counter to generate a deterministic progress index with respect to an instruction that is executed by the deterministic execution scheme, excluding an instruction that is executed by the nondeterministic execution scheme.

    Abstract translation: 提供了一种用于测量应用程序的性能或进展状态以便在使用微架构的计算环境中执行数据处理并执行特定功能的方法和装置。 线程进度跟踪装置可以包括:选择器,用于选择构成应用程序的至少一个线程; 确定单元,基于预定标准,确定指令执行方案是否对应于具有规则周期的确定性执行方案或具有相对于构成对应线程的至少一个指令中的每一个指令具有不规则延迟周期的非确定性执行方案 ; 以及确定性进度计数器,用于生成关于由确定性执行方案执行的指令的确定性进度索引,不包括由非确定性执行方案执行的指令。

Patent Agency Ranking