Devices and methods to store an initialization state

    公开(公告)号:US11200940B2

    公开(公告)日:2021-12-14

    申请号:US16683192

    申请日:2019-11-13

    Applicant: Arm Limited

    Abstract: According to one implementation of the present disclosure, a memory array to block read-access of uninitialized memory locations is disclosed. The memory array includes: a plurality of memory cells apportioned into a plurality of memory columns and a plurality of memory rows, where each of the memory cells is configured to store a single bit of memory data; and one or more initialization columns corresponding to at least one of the plurality of memory columns. The initialization state of a memory row of the memory cells may be configured to be stored in: the memory row; a latch of word-line driver circuitry coupled to the memory array; or a memory cell of the one or more initialization columns of a corresponding row of the plurality of memory rows of the memory array.

    Devices and Methods to Store an Initialization State

    公开(公告)号:US20210142839A1

    公开(公告)日:2021-05-13

    申请号:US16683192

    申请日:2019-11-13

    Applicant: Arm Limited

    Abstract: According to one implementation of the present disclosure, a memory array to block read-access of uninitialized memory locations is disclosed. The memory array includes: a plurality of memory cells apportioned into a plurality of memory columns and a plurality of memory rows, where each of the memory cells is configured to store a single bit of memory data; and one or more initialization columns corresponding to at least one of the plurality of memory columns. The initialization state of a memory row of the memory cells may be configured to be stored in: the memory row; a latch of word-line driver circuitry coupled to the memory array; or a memory cell of the one or more initialization columns of a corresponding row of the plurality of memory rows of the memory array.

    Retention control in a memory device
    19.
    发明授权
    Retention control in a memory device 有权
    存储设备中的保留控制

    公开(公告)号:US09542994B1

    公开(公告)日:2017-01-10

    申请号:US14855068

    申请日:2015-09-15

    Applicant: ARM Limited

    Abstract: A memory device and method of operating the memory device are provided. The memory device has bitcells arranged in a plurality of rows and columns. Row driver circuitry provides access to the array of bitcells by selection of an access row of the plurality of rows. The row driver circuitry comprises a retention control latch to store a retention control value and row power gating circuitry responsive to a retention signal to power gate at least one row when the retention control value has a first value and to leave the at least one row powered when the retention control value has a second value. Row-based retention of the content of the bit cells is thus provided, and the leakage current of the memory device when it is in a retention (e.g. sleep) mode, and only some of its rows contain valid data, can thus be reduced.

    Abstract translation: 提供了一种操作存储器件的存储器件和方法。 存储器件具有排列成多个行和列的位单元。 行驱动器电路通过选择多行的访问行来提供对位单元阵列的访问。 行驱动器电路包括保持控制锁存器,用于在保持控制值具有第一值时保存保持控制值和行电源门控电路,响应于保持信号对至少一行供电门,并且使至少一行动力 当保持控制值具有第二值时。 因此提供了位单元的内容的基于行的保持,并且因此可以减少存储器件处于保持(例如睡眠)模式时的泄漏电流,并且仅一些行包含有效数据。

Patent Agency Ranking