-
公开(公告)号:US10411705B1
公开(公告)日:2019-09-10
申请号:US16146010
申请日:2018-09-28
Applicant: Arm Limited
Inventor: Neil Burgess , Pranay Prabhat
Abstract: Area-efficient logic circuitry for checkpointing a register file using a mapper in an “in-order” CPU (central processing unit). A pair of flops with a shared master stage latch circuit implement storage elements in a register file and a checkpointed copy of the same register file.
-
公开(公告)号:US09940993B2
公开(公告)日:2018-04-10
申请号:US15093457
申请日:2016-04-07
Applicant: ARM Limited
Inventor: Parameshwarappa Anand Kumar Savanth , James Edward Myers , Pranay Prabhat , David Walter Flynn , Shidhartha Das , David Michael Bull
IPC: G11C5/06 , G11C11/419
CPC classification number: G11C11/419 , G11C5/063 , G11C11/4125
Abstract: A storage bitcell comprising a first inverter cross-coupled with a second inverter, both the first and second inverter being in a path between a first potential and a second potential; wherein a first isolator is connected in the path between the first inverter and the first potential. The storage bitcell has particular application as Static Random-Access Memory (SRAM) circuitry.
-
公开(公告)号:US11664681B2
公开(公告)日:2023-05-30
申请号:US17364057
申请日:2021-06-30
Applicant: Arm Limited
Inventor: Philex Ming-Yan Fan , Parameshwarappa Anand Kumar Savanth , Sahan Sajeewa Hiniduma Udugama Gamage , Pranay Prabhat , Benoit Labbe , Thanusree Achuthan
CPC classification number: H02J50/001 , H02J50/20 , H02J50/40 , H02M3/07
Abstract: Subject matter disclosed herein may relate to detecting wireless signals and/or signal packets and may relate more particularly to detecting wireless signals and/or signal packets at energy-harvesting devices.
-
公开(公告)号:US11200940B2
公开(公告)日:2021-12-14
申请号:US16683192
申请日:2019-11-13
Applicant: Arm Limited
Inventor: Pranay Prabhat , James Edward Myers , Graham Peter Knight
IPC: G11C7/02 , G11C11/4072 , G11C11/408 , G11C7/10 , G11C7/22 , G11C11/4094
Abstract: According to one implementation of the present disclosure, a memory array to block read-access of uninitialized memory locations is disclosed. The memory array includes: a plurality of memory cells apportioned into a plurality of memory columns and a plurality of memory rows, where each of the memory cells is configured to store a single bit of memory data; and one or more initialization columns corresponding to at least one of the plurality of memory columns. The initialization state of a memory row of the memory cells may be configured to be stored in: the memory row; a latch of word-line driver circuitry coupled to the memory array; or a memory cell of the one or more initialization columns of a corresponding row of the plurality of memory rows of the memory array.
-
公开(公告)号:US20210142839A1
公开(公告)日:2021-05-13
申请号:US16683192
申请日:2019-11-13
Applicant: Arm Limited
Inventor: Pranay Prabhat , James Edward Myers , Graham Peter Knight
IPC: G11C11/4072 , G11C11/408 , G11C11/4094 , G11C7/22 , G11C7/10
Abstract: According to one implementation of the present disclosure, a memory array to block read-access of uninitialized memory locations is disclosed. The memory array includes: a plurality of memory cells apportioned into a plurality of memory columns and a plurality of memory rows, where each of the memory cells is configured to store a single bit of memory data; and one or more initialization columns corresponding to at least one of the plurality of memory columns. The initialization state of a memory row of the memory cells may be configured to be stored in: the memory row; a latch of word-line driver circuitry coupled to the memory array; or a memory cell of the one or more initialization columns of a corresponding row of the plurality of memory rows of the memory array.
-
公开(公告)号:US10726908B2
公开(公告)日:2020-07-28
申请号:US16107707
申请日:2018-08-21
Applicant: Arm Limited
Inventor: Supreet Jeloka , Pranay Prabhat , James Edward Myers
IPC: G11C11/418 , G11C5/06 , G11C7/12 , G11C7/18 , G11C8/08 , G11C11/4091 , G11C8/14 , G11C8/16 , G11C16/28
Abstract: Various implementations described herein refer to an integrated circuit having a memory structure with an array of bitcells accessible via wordlines arranged in rows and bitlines arranged in columns. The integrated circuit may include source lines coupled to the bitcells. The integrated circuit may include source line drivers coupled between the wordlines and the source lines, and the source line drivers may allow the source lines to be used as switched source lines.
-
公开(公告)号:US20180233194A1
公开(公告)日:2018-08-16
申请号:US15948918
申请日:2018-04-09
Applicant: ARM Limited
Inventor: Parameshwarappa Anand Kumar Savanth , James Edward Myers , Pranay Prabhat , David Walter Flynn , Shidhartha Das , David Michael Bull
IPC: G11C11/419 , G11C5/06
CPC classification number: G11C11/419 , G11C5/063 , G11C11/4125
Abstract: A storage bitcell comprising a first inverter cross-coupled with a second inverter, both the first and second inverter being in a path between a first potential and a second potential; wherein a first isolator is connected in the path between the first inverter and the first potential. The storage bitcell has particular application as Static Random-Access Memory (SRAM) circuitry.
-
公开(公告)号:US09786362B1
公开(公告)日:2017-10-10
申请号:US15248335
申请日:2016-08-26
Applicant: ARM Limited
Inventor: Shidhartha Das , David Michael Bull , Pranay Prabhat , Adeline-Fleur Fleming
IPC: G11C8/00 , G11C11/419 , G11C11/418
CPC classification number: G11C11/419 , G11C5/14 , G11C7/18 , G11C11/413 , G11C11/418 , G11C2207/2236
Abstract: A memory circuit comprises an array of data storage elements; access circuitry to access a data bit, stored by a data storage element enabled for access, by an access signal for that data storage element; and control circuitry to enable groups of data storage elements for access, the groups having a group size, the group size being one or more, the access signals for data storage elements in a group being combined to provide a combined access signal common to that group of data storage elements; the control circuitry being configured to selectively operate in at least a first mode and a second mode, the group size in the first mode being different to the group size in the second mode.
-
公开(公告)号:US09542994B1
公开(公告)日:2017-01-10
申请号:US14855068
申请日:2015-09-15
Applicant: ARM Limited
Inventor: Pranay Prabhat , James Edward Myers
IPC: G11C11/40 , G11C11/417 , G11C11/4072 , G11C11/413
CPC classification number: G11C11/417 , G11C5/14 , G11C5/148 , G11C8/12 , G11C11/4072 , G11C11/413 , G11C11/418 , G11C2207/2227
Abstract: A memory device and method of operating the memory device are provided. The memory device has bitcells arranged in a plurality of rows and columns. Row driver circuitry provides access to the array of bitcells by selection of an access row of the plurality of rows. The row driver circuitry comprises a retention control latch to store a retention control value and row power gating circuitry responsive to a retention signal to power gate at least one row when the retention control value has a first value and to leave the at least one row powered when the retention control value has a second value. Row-based retention of the content of the bit cells is thus provided, and the leakage current of the memory device when it is in a retention (e.g. sleep) mode, and only some of its rows contain valid data, can thus be reduced.
Abstract translation: 提供了一种操作存储器件的存储器件和方法。 存储器件具有排列成多个行和列的位单元。 行驱动器电路通过选择多行的访问行来提供对位单元阵列的访问。 行驱动器电路包括保持控制锁存器,用于在保持控制值具有第一值时保存保持控制值和行电源门控电路,响应于保持信号对至少一行供电门,并且使至少一行动力 当保持控制值具有第二值时。 因此提供了位单元的内容的基于行的保持,并且因此可以减少存储器件处于保持(例如睡眠)模式时的泄漏电流,并且仅一些行包含有效数据。
-
公开(公告)号:US20240029811A1
公开(公告)日:2024-01-25
申请号:US17814418
申请日:2022-07-22
Applicant: Arm Limited
Inventor: Pranay Prabhat , Mudit Bhargava , Fernando Garcia Redondo
IPC: G11C29/44
CPC classification number: G11C29/44
Abstract: Briefly, embodiments, such as methods and/or systems for operations and/or procedures to test magnetic memory devices. In a particular implementation, a bit error rate of a magnetic memory device may be estimated based, at least in part, on an observed bit error rate in the presence of an externally applied magnetic field.
-
-
-
-
-
-
-
-
-