-
公开(公告)号:US11043459B2
公开(公告)日:2021-06-22
申请号:US16611129
申请日:2017-06-29
Applicant: INTEL CORPORATION
Inventor: Edward A. Burton , Mark T. Bohr , Murray Fitzpatrick Kelley , Shawn Michael Klauser
IPC: H01L23/544 , H01L23/538 , G03F7/20
Abstract: Techniques are described for fabricating integrated circuit devices that span multiple reticle fields. Integrated circuits formed within separate reticle fields are placed into electrical contact with each other by overlapping reticle fields to form an overlapping conductive interconnect. This overlapping conductive interconnect electrically connects an interconnect layer of a first reticle field with an interconnect layer of a second, laterally adjacent reticle field. The overlapping conductive interconnection extends into a common scribe zone between adjacent reticle fields.
-
公开(公告)号:US20200219864A1
公开(公告)日:2020-07-09
申请号:US16820948
申请日:2020-03-17
Applicant: Intel Corporation
Inventor: Edward A. Burton
IPC: H01L25/18 , H01L23/538 , H01L23/31 , H01L25/00
Abstract: A computing chip can include one or more voltage regulators to decrease a standard voltage, such as twelve volts, to a relatively low operating voltage of its processing cores, typically around one volt. Because the power consumed by the cores can be substantial, such as three hundred watts or more, it is desirable to locate the voltage regulators as close as possible to the cores, to reduce the distances that relatively large currents have to travel in the chip circuitry. The voltage regulators can be embedded within the package, such as in a layered structure, in a layer that electrically connects to the cores. While the cores are typically manufactured using the smallest possible lithographic features, the voltage regulators are less demanding and can instead use relatively large lithographic features, which can be formed using relatively old technology, and can therefore be relatively inexpensive.
-
公开(公告)号:US20180046241A1
公开(公告)日:2018-02-15
申请号:US15800144
申请日:2017-11-01
Applicant: Intel Corporation
Inventor: Stephen H. Gunther , Edward A. Burton , Anant Deval , Stephan Jourdan , Robert Greiner , Michael Cornaby
IPC: G06F1/32
CPC classification number: G06F1/3234 , G06F1/3203 , G06F1/324 , G06F1/3287 , G06F1/3296
Abstract: Independent power control of two or more processing cores. More particularly, at least one embodiment of the invention pertains to a technique to place at least one processing core in a power state without coordinating with the power state of one or more other processing cores.
-
14.
公开(公告)号:US11537375B2
公开(公告)日:2022-12-27
申请号:US16550134
申请日:2019-08-23
Applicant: Intel Corporation
Inventor: Julien Sebot , Edward A. Burton , Nasser A. Kurd , Jonathan Douglas
Abstract: An apparatus and method is described that digitally coordinates dynamically adaptable clock and voltage supply to significantly reduce the energy consumed by a processor without impacting its performance or latency. A signal is generated that indicates a long latency operation. This signal is used to reduce power supply voltage and frequency of the adaptable clock. An early resume indicator is generated a few nanoseconds before normal operations are about to resume. This early resume signal is used to power up the power-downed voltage regulator, and/or can increase frequency and/or supply voltage back to normal level before normal processor operations are about to resume.
-
15.
公开(公告)号:US20210055921A1
公开(公告)日:2021-02-25
申请号:US16550134
申请日:2019-08-23
Applicant: Intel Corporation
Inventor: Julien Sebot , Edward A. Burton , Nasser A. Kurd , Jonathan Douglas
Abstract: An apparatus and method is described that digitally coordinates dynamically adaptable clock and voltage supply to significantly reduce the energy consumed by a processor without impacting its performance or latency. A signal is generated that indicates a long latency operation. This signal is used to reduce power supply voltage and frequency of the adaptable clock. An early resume indicator is generated a few nanoseconds before normal operations are about to resume. This early resume signal is used to power up the power-downed voltage regulator, and/or can increase frequency and/or supply voltage back to normal level before normal processor operations are about to resume.
-
公开(公告)号:US10354786B2
公开(公告)日:2019-07-16
申请号:US15283350
申请日:2016-10-01
Applicant: Intel Corporation
Inventor: Donald S. Gardner , Gerhard Schrom , Edward A. Burton
IPC: H01L23/64 , H01F1/147 , H01F10/06 , H01F27/255 , H01F27/28 , H01F41/04 , H01F41/16 , H01F41/32 , H01L25/18 , H01L49/02 , H05K3/00 , H01F17/00 , H01F27/36 , H05K1/16 , H01F41/26 , H01F41/18
Abstract: Embodiments are generally directed to hybrid magnetic material structures for electronic devices and circuits. An embodiment of an inductor includes a first layer of magnetic film material applied on a substrate, one or more conductors placed on the first layer of magnetic film material, and a second layer of magnetic particles, wherein the magnetic particles are suspended in an insulating medium.
-
公开(公告)号:US20180232039A1
公开(公告)日:2018-08-16
申请号:US15951290
申请日:2018-04-12
Applicant: Intel Corporation
Inventor: Stephen H. Gunther , Edward A. Burton , Anant Deval , Stephan Jourdan , Robert Greiner , Michael Cornaby
IPC: G06F1/32
CPC classification number: G06F1/3234 , G06F1/3203 , G06F1/324 , G06F1/3287 , G06F1/3296
Abstract: Independent power control of two or more processing cores. More particularly, at least one embodiment of the invention pertains to a technique to place at least one processing core in a power state without coordinating with the power state of one or more other processing cores.
-
公开(公告)号:US09841803B2
公开(公告)日:2017-12-12
申请号:US14689175
申请日:2015-04-17
Applicant: Intel Corporation
Inventor: Stephen H. Gunther , Edward A. Burton , Anant Deval , Stephan Jourdan , Robert Greiner , Michael Cornaby
IPC: G06F1/32
CPC classification number: G06F1/3234 , G06F1/3203 , G06F1/324 , G06F1/3287 , G06F1/3296
Abstract: Independent power control of two or more processing cores. More particularly, at least one embodiment of the invention pertains to a technique to place at least one processing core in a power state without coordinating with the power state of one or more other processing cores.
-
公开(公告)号:US09696350B2
公开(公告)日:2017-07-04
申请号:US13907802
申请日:2013-05-31
Applicant: INTEL CORPORATION
Inventor: Edward A. Burton , Gerhard Schrom , Michael W. Rogers , Alexander Lyakhov , Ravi Sankar Vunnam , Jonathan P. Douglas , Fabrice Paillet , J. Keith Hodgson , William Dawson Kesling , Chiu Keung Tang , Narayanan Raghuraman , Narayanan Natarajan , Samie Samaan , George Geannopoulos
IPC: H02M3/157 , G01R19/00 , H03L5/00 , H03M1/66 , G06T3/40 , H02M3/156 , H02M1/088 , H02M3/158 , H03M1/68 , H02M1/00
CPC classification number: G01R19/0092 , G06T3/40 , H02M1/088 , H02M3/156 , H02M3/157 , H02M3/158 , H02M2001/0009 , H02M2003/1566 , H03L5/00 , H03M1/66 , H03M1/685
Abstract: Described is an apparatus having a non-linear control to manage power supply droop at an output of a voltage regulator. The apparatus comprises: a first inductor for coupling to a load; a capacitor, coupled to the first inductor, and for coupling to the load; a first high-side switch couple to the first inductor; a first low-side switch coupled to the first inductor; a bridge controller to control when to turn on and off the first high-side and first low-side switches; and a non-linear control (NLC) unit to monitor output voltage on the load, and to cause the bridge controller to turn on the first high-side switch and turn off the first low-side switch when a voltage droop is detected on the load.
-
-
-
-
-
-
-
-