-
公开(公告)号:US20190172941A1
公开(公告)日:2019-06-06
申请号:US16304620
申请日:2016-07-02
Applicant: INTEL CORPORATION
Inventor: Willy RACHMADY , Sanaz K. GARDNER , Chandra S. MOHAPATRA , Matthew V. METZ , Gilbert DEWEY , Sean T. MA , Jack T. KAVALIEROS , Anand S. MURTHY , Tahir GHANI
IPC: H01L29/78 , H01L29/417 , H01L29/66 , H01L29/06 , H01L29/775
Abstract: Embodiments are generally directed to a semiconductor device with released source and drain. An embodiment of a method includes etching a buffer layer of a semiconductor device to form a gate trench under a gate channel portion of a channel layer of the device; filling the gate trench with an oxide material to form an oxide isolation layer; etching one or more source/drain contact trenches in an interlayer dielectric (ILD) layer for source and drain regions of the device; etching the oxide isolation layer within the one or more source/drain contact trenches to form one or more cavities under a source/drain channel in the source and drain regions, wherein the etching of each contact trench is to expose all sides of the source/drain channel; and depositing contact metal in the one or more contact trenches, including depositing the contact metal in the cavities under the source/drain channel.
-
公开(公告)号:US20180145077A1
公开(公告)日:2018-05-24
申请号:US15574820
申请日:2015-06-26
Applicant: Intel Corporation
Inventor: Gilbert DEWEY , Matthew V. METZ , Anand S. MURTHY , Tahir GHANI , Willy RACHMADY , Chandra S. MOHAPATRA , Jack T. KAVALIEROS , Glenn A. GLASS
IPC: H01L27/092 , H01L29/205 , H01L29/10 , H01L29/423 , H01L29/08 , H01L29/78 , H01L29/66 , H01L21/8238
CPC classification number: H01L27/0924 , H01L21/823807 , H01L21/823814 , H01L21/823821 , H01L21/82385 , H01L21/8258 , H01L29/0847 , H01L29/1037 , H01L29/205 , H01L29/42376 , H01L29/66522 , H01L29/66545 , H01L29/66795 , H01L29/7851
Abstract: Monolithic FETs including a majority carrier channel in a first high carrier mobility semiconductor material disposed over a substrate. While a mask, such as a gate stack or sacrificial gate stack, is covering a lateral channel region, a spacer of a high carrier mobility semiconductor material is overgrown, for example wrapping around a dielectric lateral spacer, to increase effective spacing between the transistor source and drain without a concomitant increase in transistor footprint. Source/drain regions couple electrically to the lateral channel region through the high-mobility semiconductor spacer, which may be substantially undoped (i.e. intrinsic). With effective channel length for a given lateral gate dimension increased, the transistor footprint for a given off-state leakage may be reduced or off-state source/drain leakage for a given transistor footprint may be reduced, for example.
-
公开(公告)号:US20170317187A1
公开(公告)日:2017-11-02
申请号:US15528793
申请日:2014-12-23
Applicant: INTEL CORPORATION
Inventor: Sanaz K. GARDNER , Willy RACHMADY , Matthew V. METZ , Gilbert DEWEY , Jack T. KAVALIEROS , Chandra S. MOHAPATRA , Anand S. MURTHY , Nadia RAHHAL-ORABI , Nancy M. ZELICK , Marc C. FRENCH , Tahir GHANI
IPC: H01L29/66 , H01L29/786 , H01L29/423 , H01L29/06 , H01L27/088 , H01L21/8234 , H01L21/02
CPC classification number: H01L29/66742 , B82Y10/00 , H01L21/02392 , H01L21/02546 , H01L21/02603 , H01L21/823412 , H01L27/088 , H01L29/0673 , H01L29/20 , H01L29/42392 , H01L29/66469 , H01L29/66522 , H01L29/66795 , H01L29/775 , H01L29/785 , H01L29/78681 , H01L29/78696
Abstract: An embodiment includes a device comprising: first and second fins adjacent one another and each including channel and subfin layers, the channel layers having bottom surfaces directly contacting upper surfaces of the subfin layers; wherein (a) the bottom surfaces are generally coplanar with one another and are generally flat; (b) the upper surfaces are generally coplanar with one another and are generally flat; and (c) the channel layers include an upper material and the subfin layers include a lower III-V material different from the upper III-V material. Other embodiments are described herein.
-
公开(公告)号:US20200303499A1
公开(公告)日:2020-09-24
申请号:US16085237
申请日:2016-03-30
Applicant: Intel Corporation
Inventor: Glenn A. GLASS , Chandra S. MOHAPATRA , Anand S. MURTHY , Karthik JAMBUNATHAN
IPC: H01L29/06 , H01L29/423 , H01L29/66
Abstract: Particular embodiments described herein provide for an electronic device that can include a nanowire channel. The nanowire channel can include nanowires and the nanowires can be about fifteen (15) or less angstroms apart. The nanowire channel can include more than ten (10) nanowires and can be created from a MXene material.
-
公开(公告)号:US20190148512A1
公开(公告)日:2019-05-16
申请号:US16099418
申请日:2016-07-02
Applicant: Intel Corporation
Inventor: Willy RACHMADY , Matthew V. METZ , Gilbert DEWEY , Sean T. MA , Chandra S. MOHAPATRA , Sanaz K. GARDNER , Jack T. KAVALIEROS , Anand S. MURTHY , Tahir GHANI
IPC: H01L29/66 , H01L29/78 , H01L29/417 , H01L27/088 , H01L21/8234 , H01L21/02 , H01L21/768
Abstract: An apparatus including a transistor device including a body including a channel region between a source region and a drain region; and a gate stack on the body in the channel region, wherein at least one of the source region and the drain region of the body include a contact surface between opposing sidewalls and the contact surface includes a profile such that a height dimension of the contact surface is greater at the sidewalls than at a point between the sidewalls. A method including forming a transistor device body on a circuit substrate, the transistor device body dimension defining a channel region between a source region and a drain region; forming a groove in the body in at least one of the source region and the drain region; and forming a gate stack on the body in the channel region.
-
16.
公开(公告)号:US20190140054A1
公开(公告)日:2019-05-09
申请号:US16095287
申请日:2016-06-30
Applicant: Intel Corporation
Inventor: Gilbert DEWEY , Matthew V. METZ , Willy RACHMADY , Anand S. MURTHY , Chandra S. MOHAPATRA , Tahir GHANI , Sean T. MA , Jack T. KAVALIEROS
Abstract: An apparatus is described. The apparatus includes a FINFET device having a channel. The channel is composed of a first semiconductor material that is epitaxially grown on a subfin structure beneath the channel. The subfin structure is composed of a second semiconductor material that is different than the first semiconductor material. The subfm structure is epitaxially grown on a substrate composed of a third semiconductor material that is different than the first and second semiconductor materials. The subfin structure has a doped region to substantially impede leakage currents between the channel and the substrate.
-
公开(公告)号:US20180315757A1
公开(公告)日:2018-11-01
申请号:US15771080
申请日:2015-12-22
Applicant: Intel Corporation
Inventor: Willy RACHMADY , Matthew V. METZ , Gilbert DEWEY , Chandra S. MOHAPATRA , Jack T. KAVALIEROS , Anand S. MURTHY , Tahir GHANI
IPC: H01L27/092 , H01L21/8258 , H01L21/8238 , H01L27/088
Abstract: Embodiments of the invention include a semiconductor structure and a method of making such a structure. In one embodiment, the semiconductor structure comprises a first fin and a second fin formed over a substrate. The first fin may comprise a first semiconductor material and the second fin may comprise a second semiconductor material. In an embodiment, a first cage structure is formed adjacent to the first fin, and a second cage structure is formed adjacent to the second fin. Additionally, embodiments may include a first gate electrode formed over the first fin, where the first cage structure directly contacts the first gate electrode, and a second gate electrode formed over the second fin, where the second cage structure directly contacts the second gate electrode.
-
公开(公告)号:US20180158957A1
公开(公告)日:2018-06-07
申请号:US15575111
申请日:2015-06-26
Applicant: Intel Corporation
Inventor: Willy RACHMADY , Matthew V. METZ , Gilbert DEWEY , Chandra S. MOHAPATRA , Jack T. KAVALIEROS , Anand S. MURTHY , Tahir GHANI , Nadia M. RAHHAL-ORABI , Sanaz K. GARDNER
IPC: H01L29/786 , H01L29/06 , H01L29/423 , H01L29/66
CPC classification number: H01L29/78609 , H01L29/0673 , H01L29/42392 , H01L29/66522 , H01L29/66742 , H01L29/66795 , H01L29/785 , H01L29/78681 , H01L29/78696
Abstract: Crystalline heterostructures including an elevated fin structure extending from a sub-fin structure over a substrate. Devices, such as III-V transistors, may be formed on the raised fin structures while silicon-based devices (e.g., transistors) may be formed in other regions of the silicon substrate. A sub-fin isolation material localized to a transistor channel region of the fin structure may reduce source-to-drain leakage through the sub-fin, improving electrical isolation between source and drain ends of the fin structure. Subsequent to heteroepitaxially forming the fin structure, a portion of the sub-fin may be laterally etched to undercut the fin. The undercut is backfilled with sub-fin isolation material. A gate stack is formed over the fin. Formation of the sub-fin isolation material may be integrated into a self-aligned gate stack replacement process.
-
公开(公告)号:US20170323963A1
公开(公告)日:2017-11-09
申请号:US15528802
申请日:2014-12-23
Applicant: INTEL CORPORATION
Inventor: Sanaz K. GARDNER , Willy RACHMADY , Matthew V. METZ , Gilbert DEWEY , Jack T. KAVALIEROS , Chandra S. MOHAPATRA , Anand S. MURTHY , Nadia RAHHAL-ORABI , Nancy M. ZELICK , Tahir GHANI
IPC: H01L29/78 , H01L29/10 , H01L29/205 , H01L29/66
CPC classification number: H01L29/785 , H01L29/1054 , H01L29/205 , H01L29/66795 , H01L29/66818
Abstract: An embodiment includes a device comprising: a fin structure including an upper portion and a lower portion, the upper portion having a bottom surface directly contacting an upper surface of the lower portion; wherein (a) the lower portion is included in a trench having an aspect ratio (depth to width) of at least 2:1; (b) the bottom surface has a bottom maximum width and the upper surface has an upper maximum width that is greater the bottom maximum width; (c) the bottom surface covers a middle portion of the upper surface but does not cover lateral portions of the upper surface; and (d) the upper portion includes an upper III-V material and the lower portion includes a lower III-V material different from the upper III-V material. Other embodiments are described herein.
-
-
-
-
-
-
-
-