ENHANCED SERIAL PERIPHERAL INTERFACE WITH HARDWARE FLOW-CONTROL

    公开(公告)号:US20170168978A1

    公开(公告)日:2017-06-15

    申请号:US15348435

    申请日:2016-11-10

    CPC classification number: G06F13/4282 G06F9/4411 G06F13/364 G06F13/404

    Abstract: Systems, methods, and apparatus for implementing hardware flow control between devices coupled through a serial peripheral interface. A method for transmitting information using a serial peripheral interface includes initiating an exchange of data over one or more data lines of a serial peripheral interface bus by asserting a first voltage state on a slave select line, transmitting data and clock signals over the serial peripheral interface bus while the slave select line remains at the first voltage state, refraining from transmitting data and clock signals over the serial peripheral interface bus when the slave select line transitions to a second first voltage state, receiving data at a slave device into a receive buffer while the slave select line remains at the first voltage state, and asserting the second voltage state on the slave select line when occupancy of the receive buffer reaches or exceeds a threshold occupancy level.

    Multipoint interface shortest pulse width priority resolution
    20.
    发明授权
    Multipoint interface shortest pulse width priority resolution 有权
    多点接口最短脉冲宽度优先级分辨率

    公开(公告)号:US09497710B2

    公开(公告)日:2016-11-15

    申请号:US14089550

    申请日:2013-11-25

    CPC classification number: H04W52/18 H04L12/4015 H04L12/413 H04W52/54 H04W88/02

    Abstract: System, methods and apparatus are described that facilitate transmission of data, particularly between two devices within an electronic apparatus. Each device can contend for control of a communications link by driving a data signal to a first voltage level. If the data signal or a clock signal changes before an arbitration time period has elapsed, one or more devices yield control of the communications link to another contender. The arbitration time period for each contender is different and indicates a priority of the message to be transmitted. A shorter arbitration time period indicates higher priority. Arbitration may commence after clock and data signals of the communications link remain in an idle or other predefined state for a minimum idle time. The minimum idle time may be different for different nodes and may be shorter for high priority messages or nodes.

    Abstract translation: 描述了促进数据传输的系统,方法和装置,特别是在电子设备内的两个设备之间。 每个设备可以通过将数据信号驱动到第一电压电平来争取控制通信链路。 如果在仲裁时间段过去之前数据信号或时钟信号改变,则一个或多个设备产生对另一个竞争者的通信链路的控制。 每个竞争者的仲裁时间段不同,表示要发送的消息的优先级。 较短的仲裁时间段表示优先级较高。 仲裁可以在通信链路的时钟和数据信号保持在空闲或其他预定义状态中达到最小空闲时间之后开始。 不同节点的最小空闲时间可能不同,对于高优先级消息或节点可能较短。

Patent Agency Ranking