中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

1887 records (took 0.03 seconds)

    Stuck-at fault detection on the clock tree buffers of a clock source
    281.
    发明授权
    Stuck-at fault detection on the clock tree buffers of a clock source 有权

    公开(公告)号：US10048315B2

    公开(公告)日：2018-08-14

    申请号：US15203362

    申请日：2016-07-06

    Applicant: STMicroelectronics International N.V.

    Inventor： Venkata Narayanan Srinivasan

    IPC: G01R31/28 ,  G01R31/317 ,  G01R31/3185

    Abstract: A first clock signal and second clock signal are generated by first and second clock circuits, respectively. A multiplexer selects between the first clock signal and second clock signal to produce a scan clock signal. A non-scan flip flop clocks a data input through to a data output in response to the second clock signal. A scan chain includes a scan flip flop configured to capture the data output from the non-scan flip flop in response to the scan clock signal. The logic state of the captured data in the scan flip flop of the scan chain is indicative of whether the second clock circuit has a stuck-at fault condition (for example, with respect to any one or more included buffer circuits).

    PARALLEL PIPELINE LOGIC CIRCUIT FOR GENERATING CRC VALUES UTILIZING LOOKUP TABLE
    284.
    发明申请
    PARALLEL PIPELINE LOGIC CIRCUIT FOR GENERATING CRC VALUES UTILIZING LOOKUP TABLE 审中-公开

    公开(公告)号：US20180175883A1

    公开(公告)日：2018-06-21

    申请号：US15381516

    申请日：2016-12-16

    Applicant: STMicroelectronics International N.V.

    Inventor： Tejinder Kumar ,  Rakesh Malik

    IPC: H03M13/09 ,  G06F11/10 ,  H03M13/00

    CPC classification number: H03M13/091 ,  G06F11/1004 ,  H03M13/6505

    Abstract: CRC generation circuitry includes a lookup-table storing N-bit CRC values for M one-hot data frames. N AND gates for each bit of a M-bit data frame receive that bit of the M-bit data frame and a different bit of a N-bit CRC value from the lookup-table corresponding to a position of the bit in the M-bit data frame. N exclusive-OR gates each receive output from one of the N AND gates for each bit of the M-bit data frame. The N exclusive-OR gates generate a final N-bit CRC value for the M-bit data frame. The CRC value is therefore generated with a purely combinational circuit, without clock cycle latency. Area consumption is small due to the small lookup-table, which itself permits use of any generator polynomial, and is independent of the width of the received data frame. This device can also generate a combined CRC for multiple frames.

    Image sensor device with macropixel processing and related devices and methods
    288.
    发明授权
    Image sensor device with macropixel processing and related devices and methods 有权

    公开(公告)号：US09979935B2

    公开(公告)日：2018-05-22

    申请号：US15730312

    申请日：2017-10-11

    Applicant: STMicroelectronics International N.V.

    Inventor： Mahesh Chandra ,  Brejesh Lall

    IPC: H04N9/45 ,  H04N5/347 ,  H04N9/04

    CPC classification number: H04N9/045 ,  H04N5/347

    Abstract: An image sensor device may include an array of image sensing pixels with adjacent image sensing pixels being arranged in macropixel, and a processor coupled to the array of image sensing pixels. The processor may be configured to receive pixel signals from the array of image sensing pixels, and arrange the received pixel signals into macropixel signal sets for respective macropixels. The processor may be configured to perform, in parallel, an image enhancement operation on the received pixel signals for each macropixel signal set to generate enhanced macropixel signals, and transmit the enhanced macropixel signals.

    Method and circuit for tuning an antenna circuit of an actively transmitting tag
    290.
    发明授权
    Method and circuit for tuning an antenna circuit of an actively transmitting tag 有权

    公开(公告)号：US09946966B2

    公开(公告)日：2018-04-17

    申请号：US14426146

    申请日：2013-09-04

    Applicant: STMicroelectronics International N.V.

    Inventor： Vinko Kunc ,  Maksimilijan Stiglic ,  Kosta Kovacic

    IPC: G06K19/06 ,  G06K19/07 ,  H01Q1/22

    CPC classification number: G06K19/0726 ,  H01Q1/2208

    Abstract: Tuning an antenna circuit of an actively transmitting tag to a frequency of an interrogator carrier signal after the tag was inserted into a host device is accomplished by detecting presence of the interrogator carrier signal at a location of the actively transmitting tag and hereafter setting capacitances of capacitors and/or inductances of coils comprised in said antenna circuit in a way that resonance of said antenna circuit is established while the antenna circuit is excited by a magnetic field of said interrogator carrier signal. This allows automatic tuning of an antenna circuit of an actively transmitting tag after it was inserted together with a miniature card into a host device, such as a mobile telephone, personal digital assistant, tablet PC and similar devices.

Patent Agency Ranking